登录
首页 » VHDL » Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.

Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.

于 2023-04-29 发布 文件大小:138.40 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

描述了使用FPGA接口PDIUSBD12开发USB接口的流程.-Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HDLC接口协议的FPGA实现使用verilog
    HDLC接口协议的FPGA实现使用verilog-design of HDLC
    2022-06-02 20:47:21下载
    积分:1
  • A-VLSI-PROGRESSIVE-CODING-FOR-WAVELET-BASED-IMAGE
    this is fpga based vhdl coding and report for wavlet based image compression in vhdl
    2012-01-13 18:00:29下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • SPI接口VHDL代码,内有说明,很详细.
    SPI接口VHDL代码,内有说明,很详细.-SPI interface VHDL code, which has made it clear that, in great detail.
    2022-03-31 21:18:26下载
    积分:1
  • rmii
    rmii 以太网接口时序源代码,值得开发借鉴的哦(verilog hdl)
    2013-10-12 09:56:24下载
    积分:1
  • 2022-12-14 10:50:03下载
    积分:1
  • adding
    加法器,输入两个整数,用电路图形式将其逻辑原理呈现出来,该加法器为8位运算,每一位都对应一张电路图,可展示其完整过程(Adder, input two integer, with circuit diagram form its logical principle appear, this adder is 8 bit arithmetic, each corresponding to a circuit diagram, can show the complete process)
    2012-11-19 13:54:32下载
    积分:1
  • qam_64
    Verilog语言下QAM调制的DDS实现(The QAM Modulation DDS achieve)
    2021-02-20 11:59:43下载
    积分:1
  • huxideng
    用Verilog实现的呼吸灯,用Verilog实现的呼吸灯(Verilog huxideng)
    2016-01-15 17:34:12下载
    积分:1
  • P4 (3)
    支持{addu、subu、lui、ori、jal、jr、lw、sw、nop}指令集的单周期CPU,verilog硬件描述语言实现(Support {addu, subu, lui, ori, jal, jr, lw, sw, nop} instruction set of one-cycle CPU, Verilog hardware description language implementation)
    2018-12-02 17:22:40下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载