登录
首页 » VHDL » This is a debugging software online CPLD. Be able to meet the general requiremen...

This is a debugging software online CPLD. Be able to meet the general requiremen...

于 2023-04-04 发布 文件大小:3.76 MB
0 162
下载积分: 2 下载次数: 1

代码说明:

这是一款CPLD的在线调试软件。能够满足用于学习者的一般要求。-This is a debugging software online CPLD. Be able to meet the general requirements for learners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD9226
    FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性(FPGA control AG9226 to sample the code, and use signaltap to test the correctness of the demo.)
    2020-12-19 17:19:09下载
    积分:1
  • 这是一个HDB3编码器,可以将普通的二进制序列转化为符合HDB3编码规则的双极性序列...
    这是一个HDB3编码器,可以将普通的二进制序列转化为符合HDB3编码规则的双极性序列-This is a HDB3 encoder, can be transformed into an ordinary binary sequences in order to comply with the rules of HDB3 bipolar coding sequence
    2022-12-15 13:45:03下载
    积分:1
  • this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100...
    this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 8*3 encoder and 3*8 decoder using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-07-15 18:56:36下载
    积分:1
  • VHDL语言,设计一个在DE2平台的8个七段数码管上循环显示HELLO的程序
    VHDL语言,设计一个在DE2平台的8个七段数码管上循环显示HELL0的程序,采用按键控制循环的速度,慢速循环时间间隔为1S,快速循环时间间隔为200ms。(VHDL language, design a platform in the DE2 8 segment digital tube display HELL0 program cycle, the speed control loop using keys, slow cycle time interval for the 1S, fast cycle time interval is 200ms.)
    2020-07-08 20:28:56下载
    积分:1
  • 使用VHDL在CPLD上设计UART的一个项目
    使用VHDL在CPLD上设计UART的一个项目-VHDL design UART
    2023-05-10 12:20:04下载
    积分:1
  • for Dictyophora board, in the way of achieving LCD clock function.
    适合DE2板,能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.
    2023-08-10 07:45:03下载
    积分:1
  • Verilog1
    这个程序为通信中的16QAM调制程序,可用于无线或有线通信系统的调制仿真之用。(The 16QAM modulation communication this program can be used for wireless or wired communication system modulation simulation purposes.)
    2013-05-16 17:30:08下载
    积分:1
  • verilog例子很丰富,几个经典的,希望对初学者有所帮助
    verilog例子很丰富,几个经典的,希望对初学者有所帮助-verilog examples of very rich, a few classic, and want to be helpful for beginners
    2023-03-17 19:05:03下载
    积分:1
  • keyboard
    用FPGA单片机软核实现键盘扫描,键盘为4X4矩阵键盘,输入相应键值,用数码管显示-keyboard
    2022-05-20 15:47:09下载
    积分:1
  • uart_slip
    说明:  实现串口通讯以及SLIP协议传输数据,增加了特殊字符的转义(Realization of Serial Communication and SLIP Protocol)
    2021-01-19 18:58:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载