登录
首页 » VHDL » 利用数字电路知识,进行二十四小时计时,并有闹钟与蜂鸣器功能...

利用数字电路知识,进行二十四小时计时,并有闹钟与蜂鸣器功能...

于 2023-03-19 发布 文件大小:338.14 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

利用数字电路知识,进行二十四小时计时,并有闹钟与蜂鸣器功能-Knowledge of the use of digital circuits, the 24 hours time, and there is an alarm clock function and buzzer

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • motionjpeg的FPGA编码实现,有点老了,但是可以参考.有些东西和h.264是差不多的....
    motionjpeg的FPGA编码实现,有点老了,但是可以参考.有些东西和h.264是差不多的.-motionjpeg FPGA Coding, a bit old, but the reference. Some things and h.264 is roughly the same.
    2022-04-30 02:44:38下载
    积分:1
  • PS2_kebord_controller
    PS2键盘控制器的VHDL源码,用FPGA直接读取键盘的输入并显示。(PS2 keyboard controller VHDL source code, with a direct FPGA to read keyboard input and displayed.)
    2010-10-15 18:13:27下载
    积分:1
  • dpll
    数字锁相环 dpll的 编译通过,使用verilog HDL语言对锁相环进行基于FPGA的全数字系统设计,以及对其性能进行分析和计算机仿真的具体方法(Digital phase-locked loop dpll compiler through the use of verilog HDL language on the phase-locked loop FPGA-based digital system design, as well as its performance analysis and computer simulation of specific methods)
    2017-04-04 23:13:28下载
    积分:1
  • add_verilog
    2位全加器,实现全加器的功能,有近位的加法,输出也有近位,还有testbench,进行验证,验证通过(Two full adders, to achieve full adder function, nearly bit adder, there are nearly bit output)
    2014-05-14 18:56:33下载
    积分:1
  • 4:2优先编码器的VHDL代码
    4:2优先编码设计中的VHDL来为每个输入分配优先级。在CMOS布局1复用器:还设计了4个
    2022-02-11 13:12:33下载
    积分:1
  • liyuanlnx_IP_RAM
    FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • gundong
    说明:  通过按键输入学号,并循环显示: 电路功能描述:通过Ego1上的按键输入自己的学号(8位10进制数),并存储在32位的寄存器中;8位10进制数输入完成后,实现滚动显示效果。(Enter the student number by pressing the key, and display it in a cycle: Circuit function description: input one's own student number (8-digit decimal number) through the key on ego1, and store it in 32-bit register; after the completion of 8-digit decimal number input, the scrolling display effect is realized.)
    2020-12-19 16:09:10下载
    积分:1
  • mux8to1_with_if
    this code to input 8 different data and make them out sequentialy
    2015-02-19 10:54:20下载
    积分:1
  • 华为内部的FPGA设计培训教程,详细阐述了设计流程图、Verilog HDL设计、逻辑仿真、逻辑综合。对大家的学习一定有帮助的。...
    华为内部的FPGA设计培训教程,详细阐述了设计流程图、Verilog HDL设计、逻辑仿真、逻辑综合。对大家的学习一定有帮助的。-Huawei within the FPGA design training tutorial, a detailed flow chart of the design, Verilog HDL design, logic simulation, logic synthesis. Study of the U.S. must have help.
    2023-05-11 10:40:03下载
    积分:1
  • 20081209_Test_maus
    Its project to move your mouse cursor on a vga monitor. it is very funny -)(Its project to move your mouse cursor on a vga monitor. it is very funny -))
    2009-05-12 18:53:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载