登录
首页 » VHDL » 《Verilog HDL 程序设计教程》3

《Verilog HDL 程序设计教程》3

于 2023-02-08 发布 文件大小:2.58 kB
0 191
下载积分: 2 下载次数: 1

代码说明:

《Verilog HDL 程序设计教程》3-"Verilog HDL Design Guide" 3

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDLaVerilogcomplie(20151022105744)
    一个关于VERILOG与VHDL混合编程,混合验证的资料(A hybrid programming on VERILOG and VHDL, mixed verification data)
    2015-12-14 17:19:26下载
    积分:1
  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • ECASP_tutorial.pdf.tar
    adding custom ip EDK
    2009-09-24 19:11:02下载
    积分:1
  • ioRWTest
    C6000系列之6701开发板相关文件及说明(C6000 Series of 6701 development board-related documents and notes)
    2008-04-17 17:08:58下载
    积分:1
  • A complete signal test procedures, the various indicators of signal integrity te...
    一个完整的信号测试程序,对信号的各项指标进行完整的测试,并分析-A complete signal test procedures, the various indicators of signal integrity testing, and analysis of
    2022-03-23 02:41:40下载
    积分:1
  • spi-MRAM
    Everspin SPI MRAM chipset(MR25H10,MR25H40,MR25H256)
    2013-08-14 12:05:26下载
    积分:1
  • VHDL显示六位学好
    在八位七段数码显示管上显示8位学号,要显示的学号可以在程序内改,经设备验证无错误,且运行良好。
    2022-05-30 18:34:23下载
    积分:1
  • at7_ex04
    通过LED闪烁控制器的代码,使用Vivado工具配置定义一个IP核,在用户工程中可随意添加这个IP核作为设计的一部分,如同Vivado自带的IP核一样方便调用和集成。(Through the code of the LED scintillation controller, the Vivado tool is configured to define a IP core, and the IP kernel can be added as part of the design at random in user engineering. It is as convenient to call and integrate as the IP kernel with Vivado.)
    2018-04-09 18:41:52下载
    积分:1
  • Single-CPU
    说明:  简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
    2020-06-16 12:28:32下载
    积分:1
  • ALTERA关于CCD的一些verilog程序,都通过运行无误的。
    ALTERA关于CCD的一些verilog程序,都通过运行无误的。-ALTERA on a number of Verilog CCD procedures, both by running unmistakable.
    2022-06-17 09:45:06下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载