登录
首页 » VHDL » 在quartus软件下用VHDL语言实现DDS,可产生正弦,余弦,方波,三角波以及锯齿波。

在quartus软件下用VHDL语言实现DDS,可产生正弦,余弦,方波,三角波以及锯齿波。

于 2023-01-28 发布 文件大小:1.69 MB
0 196
下载积分: 2 下载次数: 1

代码说明:

在quartus软件下用VHDL语言实现DDS,可产生正弦,余弦,方波,三角波以及锯齿波。-In the Quartus software using VHDL language realize DDS, can generate sine, cosine, square, triangle and sawtooth waves.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communicat...
    用verilog HDL编写的SPI控制器,从国外网站上找到的。-SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communication protocol. It is widely used as a board-level interface between different devices such as microcontrollers, DACs, ADCs and others.
    2023-04-07 12:05:04下载
    积分:1
  • 4-to-1
    4选1数据选择器,有使能端控制,4个数据输入,2个地址端,1个输出(4 1 data selector, enable end control, four data inputs, two addresses end, an output)
    2012-10-15 18:48:38下载
    积分:1
  • stm8uart
    Demo program for use UART STM8S
    2013-09-05 03:18:35下载
    积分:1
  • verilog例子,有130多个,值得参考,新手很有帮助
    verilog例子,有130多个,值得参考,新手很有帮助-Verilog example, there are more than 130, it is also useful, very helpful to novice
    2022-10-14 23:55:03下载
    积分:1
  • verilog-lfsr-master
    说明:  Fully parametrizable combinatorial parallel LFSR/CRC module. Implements an unrolled LFSR next state computation. Includes full MyHDL testbench.
    2020-06-24 21:40:01下载
    积分:1
  • verilog 232串口收发程序 在开发板上测试成功过
    verilog 232串口收发程序 在开发板上测试成功过-verilog 232 serial port transceiver program already had some success in the development of on-board test ^ ^
    2022-02-11 11:33:57下载
    积分:1
  • FPGA按键加蜂鸣器实验
    FPGA按键加蜂鸣器实验: 加延时防抖+蜂鸣器(Experiments of keys and buzzers in FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • NIOS II IDE 编程, 定时器测试程序,仅供参考。
    NIOS II IDE 编程, 定时器测试程序,仅供参考。-NIOS II IDE programming timer testing procedures, for information purposes only.
    2022-06-26 06:07:20下载
    积分:1
  • Verilog
    Verilog-HDL程序设计实用教程收集,内容丰富,设计技巧多样。-Verilog-HDL Design Tutorial practical collection, rich in content and variety of design skills.
    2022-08-25 02:18:46下载
    积分:1
  • 设计含异步清零和同步时钟使能的加法计数器
    设计含异步清零和同步时钟使能的加法计数器-Clear design with asynchronous and synchronous clock so that the adder counter
    2023-03-27 21:05:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载