source with cpld prepared after the start of more documents, please use patience...

Windows的资源管理器想必大家都用过，该程序的窗口一分为二，左边的窗口显示本机当前所有驱动器以及驱动器中的所有文件夹，当用户单击文件夹后，如果该文件夹下面还有子文件夹，则上层文件夹展开显示下级的文件夹；否则，右边的窗口显示选择文件夹下的文件。该文档提供了实现方法。-Windows resource manager must have all used, the procedure is divided into two one window. The left window shows the current machine and all Drivers Drivers of all folders when users click the folder, If the folder Read Documents folder, the folder launched upper and lower levels show the folder; Otherwise, the right to choose a window shows folder of documents. The document provides a method.

FPGA实现FIR抽取滤波器的设计　采用基于分布式思想的方法来设计FIR滤波器。-FPGA realization of FIR decimation filter design ideas based on a distributed approach to design FIR filters.

顺序图和状态图被用来描述系统组建的特征，本来提出一种基于顺序图和状态图的协调性模型，用来更好得保证系统的时间特性。-sequence map and the state plan to be used to describe the characteristics of the formation system, originally proposed a plan based on the order of the state plan and the coordination model, used to guarantee better in the time characteristics.

205页Ｍutton的游戏架构设计报告，非常的详尽。大家要学写架构设计的话这可是个经典的范例呀。-205 hijack architecture design of the game, very detailed. We have to learn to write the design structure that is a classic example ah.

《软件工程》复习大纲-"software engineering" Zoning Review

freeway合作嵌入平台开发IC_图纸-freeway embedded platform development cooperation IC_ drawings

程序开发规则范例文件,程序开发员必读保典-Examples of documents the development of rules of procedures, procedures developers must-read Yasunori

异步电动机控制系统（VVVF系统）频率测量三相异步电动机的基本控制方式定子截面的均方根是电动势

本文：采用了FPGA方法来模拟高动态(Global Position System GPS)信号源中的C／A码产生器。C／A码在GPS中实现分址、卫星信号粗捕和精码(P码)引导捕获起着重要的作用，通过硬件描述语言VERILOG在ISE中实现电路生成，采用MODELSIM、SYNPLIFY工具分别进行仿真和综合。-This article: FPGA method used to simulate the high dynamic (Global Position System GPS) signal source of the C/A code generator. C/A code in GPS to achieve sub-sites, the satellite signal capture coarse and fine code (P code) lead capture plays an important role, through hardware description language Verilog in ISE to achieve circuit to generate, using MODELSIM, SYNPLIFY simulation tools were and integrated.

速达MRPII文档-speed up documentation MRPII