登录
首页 » VHDL » 页面置换算法中的三种算法相关程序代码 FIFO LUR OPT

页面置换算法中的三种算法相关程序代码 FIFO LUR OPT

于 2022-10-19 发布 文件大小:1.49 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

页面置换算法中的三种算法相关程序代码 FIFO LUR OPT-yemianzhihuansuanfa

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ISE_uart
    自己在ISE下用VHDL写的UART,简单,易懂(in ISE using VHDL was the UART, simple, understandable)
    2021-03-08 21:59:28下载
    积分:1
  • author: Richard Herveille
    -- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-
    2022-03-20 23:45:27下载
    积分:1
  • QPSK
    用Verilog语言实现QPSK调制,QPSK是一种数字调制方式。它分为绝对相移和相对相移两种。 (Verilog language using QPSK modulation, QPSK is a digital modulation. It is divided into absolute and relative phase shift of the phase shift of two.)
    2011-01-24 17:46:44下载
    积分:1
  • lut_multiplier
    使用verliog设计实现LUT查找表乘法器,通过modelsim仿真验证通过(Designed and implemented using the LUT lookup table verliog multipliers, through simulation by modelsim)
    2021-04-09 10:18:59下载
    积分:1
  • 自己使用VHDL语言编写的24位寄存器.主要用于DDS中
    自己使用VHDL语言编写的24位寄存器.主要用于DDS中-24bit_register
    2022-09-06 21:25:03下载
    积分:1
  • xilinx_lib.tar
    用于modelsim仿真的xilinxfpga平台IP库,以ise 13.x为基础制作,在modelsim10下验证通过。(xilinx IP core library for modelsim simulate, based on ise 13.x, verified in modelsim10.)
    2017-10-27 12:23:53下载
    积分:1
  • 图书馆的IEEE
    LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL USE IEEE.STD_LOGIC_ARITH.ALL USE IEEE.STD_LOGIC_UNSIGNED.ALL
    2022-03-24 00:58:30下载
    积分:1
  • HDL的例子源代码2 / 5
    HDL example source code 2/5 dff_en
    2022-03-11 07:20:08下载
    积分:1
  • Hilbert
    说明:  基于altera fpga的fir IP核实现希尔伯特变换,有matlab仿真(Based on Altera FPGA fir IP core to achieve Hilbert transform, matlab simulation)
    2020-10-05 11:27:38下载
    积分:1
  • src
    说明:  实现UDP的网络传输,在PC建立UDP的服务器,向fpga的ip:192.168.0.25发送数据,实现回环通讯。(The network transmission of UDP is realized. UDP server is set up in PC, and the data is sent to IP: 192.168.0.25 of FPGA to realize loop communication.)
    2020-09-05 20:39:29下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载