登录
首页 » VHDL » ep2c5 实现 定时器 verilog语言,quartus 2 仿真

ep2c5 实现 定时器 verilog语言,quartus 2 仿真

于 2022-09-22 发布 文件大小:485.69 kB
0 181
下载积分: 2 下载次数: 1

代码说明:

ep2c5 实现 定时器 verilog语言,quartus 2 仿真-verilog language to achieve ep2c5 timer, quartus 2 Simulation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于DE2开发板的VGA显示模块,仅供大家参考
    基于DE2开发板的VGA显示模块,仅供大家参考-DE2 development board based on the VGA display module, for your reference
    2022-03-21 02:14:24下载
    积分:1
  • cic_dec_8_three CIC 文件的VHDL
    cic_dec_8_three CIC 文件的VHDL-cic_dec_8_threeCIC documents VHDL
    2023-03-30 12:50:03下载
    积分:1
  • 3g-sdi
    3g-sdi驱动器,用于全高清视频FPGA解决方案(3g-sdi driver)
    2013-08-06 21:59:37下载
    积分:1
  • rtl_wangjiangxing
    ecc椭圆算法RTL,verilog源代码经过验证,用于FPGA或者ASIC(ECC elliptic curve encryption algorithm for Verilog implementation)
    2015-01-29 18:43:47下载
    积分:1
  • viterbi
    维特比译码,卷积编码,verilog编写,2,1,2编码(Victor than decoding, convolution code, verilog write, 2,1,2 coding )
    2011-12-08 23:10:45下载
    积分:1
  • src
    v6 1x 3.125G rapidio协议工程代码(xilinx v6 rapidio data transmission protocol Practical project application engineering code)
    2018-03-20 23:28:49下载
    积分:1
  • xilinx_usb_drivers_win10_x64
    win10的xilinx usb驱动,较新版本(Xilinx USB driver for win10, newer version)
    2021-03-11 17:09:26下载
    积分:1
  • FPGA programming serial communications, the entire source code. Including the si...
    FPGA编程实现串口通信,源代码全。包括仿真程序。-FPGA programming serial communications, the entire source code. Including the simulation program.
    2022-08-25 19:14:53下载
    积分:1
  • VHDL的应用:USB
    VHDL的应用:USB-BLASTER的原理图-VHDL FOR USB-BLASTER
    2022-04-23 08:50:27下载
    积分:1
  • AXI4_Sim
    说明:  实现AXI,AXI-Lite乒乓地址的传输,AXI,AXI-Lite已经封装成内核,可直接修改后使用(Realize the transmission of table tennis address of Axi and Axi Lite. Axi and Axi Lite have been encapsulated into a kernel, which can be directly modified and used)
    2020-05-31 15:20:16下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载