登录
首页 » VHDL » Several Example FPGA design contest

Several Example FPGA design contest

于 2022-09-16 发布 文件大小:1.66 MB
0 160
下载积分: 2 下载次数: 1

代码说明:

几个fpga竞赛的设计例-Several Example FPGA design contest

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是“状态机设计(讲稿)”,希望对正在学VHDL的同学有帮助,谢谢!...
    这是“状态机设计(讲稿)”,希望对正在学VHDL的同学有帮助,谢谢!-This is the "state machine design (the script)", and I hope to learn VHDL is there to help the students, thank you!
    2022-11-16 16:25:03下载
    积分:1
  • a lot of examples and test code, useful for beginners, it is easy to get started
    有很多例子及测试代码,对初学者很有帮助,很容易上手-a lot of examples and test code, useful for beginners, it is easy to get started
    2022-02-02 14:25:45下载
    积分:1
  • 基数 4 蝴蝶算法的实现
    给定的序列 x(n) 被摧毁成 4 序列的长度 N/4 每个。而不是划分 用密度泛函理论计算成两半在 RAD2,种四分。N 点 输入的序列被分成四个的子序列,x(4n),x(4n+1),,x(4n+2),和 x (4n + 3),其中 n = 0,1,...N/4-1.Radix-4 使用日志4N 阶段,每个阶段有 N/4 蝴蝶。N/4 蝴蝶涉及每年 阶段和阶段数目是日志4N N 点序列。因此, 复杂的乘法次数是 3N/4 日志4N 和数目 复杂的加法是 12N/4 日志4n。在基数 2 FFT 的比较 复杂的乘法次数是减少 25%
    2023-08-02 05:25:03下载
    积分:1
  • DA
    DOCUMENT ON DISTRIBUTED ARITHMATIC
    2014-02-05 17:06:51下载
    积分:1
  • exercise3
    用verilog实现dsp与Fpga接口的同步设计,其功能包括读写操作及四个功能模块,采用两个fifo实现不同时钟域的地址与数据的转换,在quartus ii11.0环境下运行,运行此程序之前需运行将调用fifo。(Dsp using verilog achieve synchronization with Fpga interface design, its features include read and write operations and four functional modules, using two different clock domains to achieve fifo address and data conversion in quartus ii11.0 environment to run, run this program required before running calls fifo.)
    2013-08-30 11:12:09下载
    积分:1
  • walkthrough1
    switching the lights debouncing , toggle
    2010-02-10 03:07:08下载
    积分:1
  • RS232 data transmitter, suitable for beginners VHDL reference
    RS232数据发送器,适合于VHDL的初学者参考-RS232 data transmitter, suitable for beginners VHDL reference
    2022-03-15 09:13:00下载
    积分:1
  • 用VHDL编写的8259控制,供大家使用.
    用VHDL编写的8259控制,供大家使用.-with VHDL control of the preparation of the 8259, for your use.
    2023-07-08 01:55:02下载
    积分:1
  • 内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity...
    内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity等综合软件进行调试-contains multiple-choice, 74 chips VHDL source code, the adder, FIR, comparators, etc. are plenty of examples for beginners VHDL very good. Available maxplus, Quartus, synplicity integrated software debugging
    2022-08-11 02:50:00下载
    积分:1
  • 一个简易的数字频率计,可以对一个输入的信号频率进行测量并显示输出,适合VHDL的初学者...
    一个简易的数字频率计,可以对一个输入的信号频率进行测量并显示输出,适合VHDL的初学者-A simple digital frequency meter, you can enter the signal of a frequency measurement and display output, suitable for beginners VHDL
    2022-06-20 21:46:49下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载