登录
首页 » Verilog » FPGA开发程序

FPGA开发程序

于 2022-08-14 发布 文件大小:68.90 MB
0 145
下载积分: 2 下载次数: 1

代码说明:

针对初学FPGA的人,简单易懂,用notepad++打开可以看到QuartusII里的中文注释,方便学习和开发

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 74HC161
    74ls161 基于verilog语言的实现 源程序在压缩包的hdl文件夹中(74ls161 language based on the realization of verilog source package in compressed folder hdl)
    2020-07-01 17:00:01下载
    积分:1
  • 一个8位处理器结构,源码分析
    说明:  关于一个8位处理器的分析,和源代码,VHDL语言设计,经过测试(on an eight processors, and source code, VHDL design, the test)
    2005-12-27 21:39:45下载
    积分:1
  • QAM_FPGA
    QAM调制,基于FPGA的实现,包含有乘法器模块、升降余弦滤波器模块、QAM序列生成模块(QAM modulator,the implementation based on FPGA,include MUL、FIRCOS and QAM generate)
    2021-03-03 01:49:33下载
    积分:1
  • PCI 的Verilog开发代码
    本程序为PCI的协议代码,用Verilog语言编写,还有textbench,经过我们工程验证,能顺利的识别出PCI设备
    2023-01-10 21:45:03下载
    积分:1
  • myuart
    使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
    2013-07-25 11:45:57下载
    积分:1
  • 呼吸灯verilog
    2022-02-06 03:39:41下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • VHDL_to_UART
    用VHDL编写的串口通讯程序,包括几个不同的程序例子,也可以用verilog进行改写。()
    2007-08-09 09:54:40下载
    积分:1
  • router_routing
    片上网络NOC基于fpga实现的,routing模块。(NOC-chip networks realized fpga-based, routing module.)
    2021-03-03 17:19:32下载
    积分:1
  • DE2_115_CAMERA
    d5m的DE2驱动Verilog HDL (d5m driven on DE2 by Verilog HDL )
    2020-07-09 20:38:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载