-
jiaotongdeng
基于CPLD的交通灯控制,完成交通灯的功能,校错能力(CPLD-based control of traffic lights, traffic lights to complete the function, the school was wrong capacity)
- 2010-10-08 23:12:11下载
- 积分:1
-
lut_multiplier
使用verliog设计实现LUT查找表乘法器,通过modelsim仿真验证通过(Designed and implemented using the LUT lookup table verliog multipliers, through simulation by modelsim)
- 2021-04-09 10:18:59下载
- 积分:1
-
debounce
FPGA按键延时模块,产生key_value和key_flag
可直接例化调用(The key delay module of FPGA)
- 2020-06-22 04:20:02下载
- 积分:1
-
mips 单周期CPU
自己写的一个单周期基于FPGA mips CPU,实现了一些基本的汇编指令操作。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。
- 2022-11-20 20:35:03下载
- 积分:1
-
traffic_lights
交通灯控制器控制红(r)、绿(g)、黄(y)三种不同颜色的交通灯,这三种不同颜色灯的亮、灭分别由三个定时器(timer1、timer2、timer3)控制;
当某个定时器工作时,它所控制的交通灯亮,直到设定的定时时间到(该定时器状态由’0’变’1’),交通灯跳转到另一种状态;
clk是脉冲控制端(图中未标出);reset是异步复位端,复位状态为红色交通灯亮;
输出端r、g、y分别表示三种颜色交通灯的亮、灭状态。
( traffic light controller control red (R), green (g), yellow (y) three different colors of traffic lights, three different colors of bright lights, off by three timer (Timer1, Timer2, Timer3 ) control When a timer work, it controls the traffic lights, until the set timing (the timer status ' 0 ' for ' 1' ), traffic lights Jump to another state clk is the pulse control terminal (not shown) reset is asynchronous reset terminal, the reset state for the red traffic lights output terminal r, g, y represent the three colors of traffic lights bright, the off state.)
- 2020-12-19 15:09:10下载
- 积分:1
-
ALU
说明: 包含一个ALU,实现斐波那契数列的计算。1.接受两个6位二进制输入。2.通过手动输入的时钟驱动每个周期进行一次计算。3.结果输出到led灯(使用NEXYS4开发板)(Including an ALU to realize the calculation of Fibonacci sequence. 1. Accept two 6-bit binary inputs. 2. Each cycle is driven by a clock input manually. 3. Output to LED lamp (using NEXYS4 development board))
- 2019-04-11 14:14:50下载
- 积分:1
-
LS-versus-MMSE
这是基于MIMO-OFDM的同步算法研究的源程序。本程序采用的极大似然估计的方法。(This is based on MIMO-OFDM synchronization algorithm source code. The program uses the method of maximum likelihood estimates.
)
- 2012-12-13 15:32:49下载
- 积分:1
-
基于fpga的vga输出灰阶测试图片
使用软件:quartus 2 13.0基于DE2_115实验板vga输出灰阶测试图片
- 2022-09-25 04:25:03下载
- 积分:1
-
test-bench
如何编写测试文件,,test bench的编写方法和是列,,总结的非常好的东西(how to code test bench in verilog)
- 2012-03-31 08:38:24下载
- 积分:1
-
rs232_3
说明: 为串口收发器以及汉明编码,将电脑通过串口发送的7位数据转化成汉明码显示于led上,或把接收到的11位汉明码解码并验错纠错(For the serial port transceiver, and Hamming codes, the computer through the serial port into 7-bit data displayed on the led on the Hamming code, or to receive the 11 Hamming code error correction decoding and experience)
- 2010-04-29 22:18:02下载
- 积分:1