-
decode
用Verilog实现汉明码编码,经测试可正确使用,代码简洁(Verilog with Hamming code encoding, the test can be used correctly, the code is simple)
- 2017-03-10 19:28:21下载
- 积分:1
-
BLAST_QR1
MIMO系统采用QR检测算法的MATLAT仿真程序(mimo qr)
- 2009-07-15 08:09:01下载
- 积分:1
-
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7...
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7-8章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 7- 8
- 2022-11-14 03:30:03下载
- 积分:1
-
Documentation Of Digital Electronic Systems With VHDL from US DOD.
Documentation Of Digital Electronic Systems With VHDL from US DOD.
- 2022-05-09 12:50:24下载
- 积分:1
-
mul
实现有限域中乘法,输入二个普通二级制数,输出在本原多项式的乘法结果(Achieve limited multiplication field, enter the number of two-tier system of two ordinary output in primitive polynomial multiplication results)
- 2014-01-12 22:52:38下载
- 积分:1
-
FPGA_homewrk4
设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
- 2018-05-07 17:54:12下载
- 积分:1
-
ahb_sramc_vtb
ahb总线Verilog代码及Verilog仿真文件(ahb bus Verilog code and Verilog simulation code)
- 2020-08-25 20:48:15下载
- 积分:1
-
电子闹钟:基于fpga的电子闹钟设计,采用模块化方式
电子闹钟:基于fpga的电子闹钟设计,采用模块化方式-Electronic alarm: FPGA-based electronic alarm clock design, modular approach
- 2022-02-06 03:24:59下载
- 积分:1
-
CNN-FPGA-master
说明: 用FPGA实现CNN算法,实现CNN加速(Realization of CNN Algorithms with FPGA)
- 2019-01-21 17:04:03下载
- 积分:1
-
7_ImageEnhance
基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像增强处理,平滑,锐化,滤波(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image enhancement, smoothing, sharpening, filtering)
- 2020-10-20 21:07:24下载
- 积分:1