登录
首页 » VHDL » 2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES...

2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES...

于 2022-07-17 发布 文件大小:451.16 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES-2-way video PDH" s, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • STM32F407FFT
    使用STM32官方提供的DSP库进行FFT,虽然在使用上有些不灵活(因为它是基4的FFT,所以FFT的点数必须是4^n),但其执行效率确实非常高效,看图1所示的FFT运算效率测试数据便可见一斑。该数据来自STM32 DSP库使用文档(. Using the official DSP library provided by STM32 for FFT is not flexible in use (because it is the FFT of base 4, so the number of FFT points must be 4 ^ n), but its execution efficiency is really very efficient, as can be seen from the test data of FFT operation efficiency shown in Figure 1. This data comes from STM32 DSP library usage document)
    2020-06-20 19:00:02下载
    积分:1
  • shockware
    VHDL 波形防止抖动程序,学习试验材料(VHDL prevent jitter waveform procedures, the pilot study materials)
    2007-03-01 13:15:37下载
    积分:1
  • CNT4
    说明:  4位二进制加法计数器的两种不同VHDL的描述,与比较。(4-bit binary addition of two different counter VHDL description, and more.)
    2010-04-13 22:20:44下载
    积分:1
  • EDAcodelock
    能够在EDA环境下实现四位十进制数字密码锁的设置与开锁功能,并能更改使用密码,还可以防止抖动(EDA environment to achieve four decimal code lock and unlock function of the settings and change the use of passwords, but also to prevent the jitter)
    2009-05-07 09:44:30下载
    积分:1
  • AWGN_VerilogDesign-master
    加性高斯白噪声生成的VERILOG实现,包含所有的testbench文件。可直接使用(Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly)
    2021-01-14 19:18:46下载
    积分:1
  • verilog编写的计算百分比模块
    verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
    2022-01-31 18:38:18下载
    积分:1
  • 这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...
    这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着-This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was
    2022-05-13 15:53:30下载
    积分:1
  • 这是spi接口传输的一部分内容,本源码一共三部分,功能:spi接口的的实现即对外设的读写数据...
    这是spi接口传输的一部分内容,本源码一共三部分,功能:spi接口的的实现即对外设的读写数据-This is the spi interface transfer part of the contents of a total of three parts of this source, function: spi interface that the realization of the read and write data to the peripheral
    2022-01-30 17:08:30下载
    积分:1
  • VerilogHdlPracticeAndSystemDesign
    本RAR包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。(The RAR includes " Verilog-HDL Practice and Application of system design," a book full of examples, all passed validation. Chapter VII of the future design examples, not only examples of Verilog-HDL, but also attached, including VB, VC++ source code, etc., and even DLL generation methods explained in detail.)
    2009-11-10 19:40:12下载
    积分:1
  • FPGA_OV5640_VGA_DDR3_code
    说明:  基于OV5640摄像头的视频图像传输存储以及读取。供大家参考。(Video image transmission, storage and reading based on ov5640 camera. For your reference.)
    2021-03-06 15:39:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载