登录
首页 » VHDL » cpld/fpga Integral comb filter (CIC) design

cpld/fpga Integral comb filter (CIC) design

于 2022-07-08 发布 文件大小:1.28 kB
0 237
下载积分: 2 下载次数: 1

代码说明:

cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • hammingaTB
    Design HDL code for a circuit that calculates the Hamming distance of two 8-bit inputs.
    2013-11-06 15:45:02下载
    积分:1
  • 8051 verilog achieve, enclosing testbench, c language debugging procedures
    8051的verilog实现,内附testbench,c语言调试程序-8051 verilog achieve, enclosing testbench, c language debugging procedures
    2022-10-21 05:35:03下载
    积分:1
  • encode
    RS(255,223)编码器,已实际运用到产品中(RS (255,223) encoder has actually applied to products)
    2021-05-13 00:30:02下载
    积分:1
  • TugasUAS_AuditTI_1504505017_Reguler
    ertyguhijop[lkjhvbn hiouopi][[poiuy
    2019-02-05 09:18:23下载
    积分:1
  • 用于实现两个数相加的vhdl代码,在相应的编译器中使用
    用于实现两个数相加的vhdl代码,在相应的编译器中使用-used to achieve the two summed VHDL code, the corresponding use of compiler
    2022-10-30 11:05:03下载
    积分:1
  • HDMI_IP
    说明:  HDMI IP的verilog实现,vivado平台生成的IP核(Verilog implementation of HDMI IP)
    2020-03-30 14:38:56下载
    积分:1
  • CLZ_32bit
    前导零的计算 (Calculation of leading zeros)
    2021-03-31 21:29:09下载
    积分:1
  • Cerradura
    Conduct a digital system ( electronic lock ) using hierarchic methodology . An electronic lock is a device that allows access or opening of a system , as long as the key or combination to enter match with which it is predefined in said lock .
    2014-10-10 15:41:14下载
    积分:1
  • baud
    说明:  将外部的输入的6Mhz的信号分成为频率为153600hz的信号(The external input signal divided into 6Mhz 153600hz signal frequency)
    2010-04-11 23:16:18下载
    积分:1
  • S3EStarter_user-guide
    Xilinx Spartan-3E Starter Kit Board User Guide(中文用户手册)(Xilinx Spartan-3E Starter Kit Board User Guide)
    2012-04-30 10:14:18下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载