cpld/fpga Integral comb filter (CIC) design

Design HDL code for a circuit that calculates the Hamming distance of two 8-bit inputs.

8051的verilog实现，内附testbench,c语言调试程序-8051 verilog achieve, enclosing testbench, c language debugging procedures

RS（255，223）编码器，已实际运用到产品中(RS (255,223) encoder has actually applied to products)

ertyguhijop[lkjhvbn hiouopi][[poiuy

用于实现两个数相加的vhdl代码，在相应的编译器中使用-used to achieve the two summed VHDL code, the corresponding use of compiler

说明：  HDMI IP的verilog实现，vivado平台生成的IP核(Verilog implementation of HDMI IP)

前导零的计算 (Calculation of leading zeros)

Conduct a digital system ( electronic lock ) using hierarchic methodology . An electronic lock is a device that allows access or opening of a system , as long as the key or combination to enter match with which it is predefined in said lock .

说明：  将外部的输入的6Mhz的信号分成为频率为153600hz的信号(The external input signal divided into 6Mhz 153600hz signal frequency)

Xilinx Spartan-3E Starter Kit Board User Guide(中文用户手册)(Xilinx Spartan-3E Starter Kit Board User Guide)