登录
首页 » VHDL » user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller I...

user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller I...

于 2022-07-06 发布 文件大小:69.31 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

user_logic_VGA_Controller,适合于DE2开发板,把这个文件夹放在工程目录之中,就可以在SOPC里直接添加VGA_Controller IP核了,很方便使用。-user_logic_VGA_Controller. suitable for Dictyophora development board, this folder on the project directory, it can be added directly SOPC Lane VGA_Controller IP core, very convenient to use.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rfid new code
    In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • In Altera
    在Altera的FPGA开发板上运行第一个FPGA程序,以后我还会陆续发布这方面的代码-In Altera
    2022-03-11 01:12:51下载
    积分:1
  • 234
    在接收信号的数字化、软化的实现中,数字下变频起着重要的作用。本文首先介绍了数字下 变频的组成结构,然后详细分析了数字下变频的工作原理,描述了在实现数字下变频时,设计方案所 采用的高效滤波器———CIC 滤波器和多相抽取滤波器的结构和原理。最后,用通过Simulink 对数字 下变频的性能进行了仿真。在仿真的基础上使用Insight 公司的FPGA 开发系统,用测试电路实测了 数字下变频的性(In the receiving digital signal, softening the realization, the digital down-conversion plays an important role. This article first introduced the digital down conversion of the composition, and then a detailed analysis of digital down conversion of the working principle described in the realization of digital down conversion, the design used in high-performance filters--- CIC filters and multi-phase extraction filter structure and principle. Finally, with the adoption of Simulink for digital down-conversion performance of the simulation. In the simulation based on the use of Insight s FPGA development system is measured using the test circuit of the digital down-conversion of)
    2021-03-16 21:29:21下载
    积分:1
  • bcd
    it shows bcd counter
    2013-01-01 16:16:48下载
    积分:1
  • verilog HDL verilog HDL verilog HDL
    verilog HDL verilog HDL verilog HDL -verilog HDL
    2022-02-09 14:27:35下载
    积分:1
  • log10(x)
    Fixed-point base-2 logarithm (DW_log2) // Computes the base-2 logarithm of a fixed point value in the // range [1,2).
    2014-09-11 19:58:10下载
    积分:1
  • 数码管显示
    在FPGA EGO1的口袋平台上实现数码管滚动显示学号的功能(Rolling on the digital tube to display the school number)
    2021-04-17 10:08:52下载
    积分:1
  • LIP2242CORE_otp_rom
    Verilog OTP ROM source code
    2011-01-31 09:54:45下载
    积分:1
  • VHDL_ 两个电路计数上 / 下液晶显示语言 VHDL (海 mạch đếm lên/xuống hiển 施耐液晶 bằng ngôn ngữ VHDL)
    VHDL_ 两个电路计数上 / 下液晶显示语言 VHDL (海 mạch đếm lên/xuống hiển 施耐液晶 bằng ngôn ngữ VHDL)
    2022-02-03 20:36:30下载
    积分:1
  • 用VHDL实现十六位移位乘法器 才有移位相加法来实现
    用VHDL实现十六位移位乘法器 才有移位相加法来实现-Use VHDL to achieve 16-bit shift multiplier shift only the sum of law to achieve
    2022-04-17 17:23:11下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载