-
UART
说明: 使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。(The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.)
- 2008-10-09 15:59:20下载
- 积分:1
-
八线-三线优先编码器
基本的操作代码,a0-a7是八个信号输入端,a7的优先级最高,a0的优先级最低,当a7输入低电平0时,其他输入无效,编码输出y2y1y0=111;如果a7无效,而a6有效,则y2y1y0=110;
- 2023-05-02 18:40:03下载
- 积分:1
-
计算机组成原理课程设计(vhdl语言实现)
1. 一位全加器设计
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY add IS
PORT(a,b,cin:IN STD_LOGIC;
Co,S:OUT STD_LOGIC);
END ENTITY add;
ARCHITECTURE fc1 OF add is
BEGIN
S
- 2023-06-03 00:55:02下载
- 积分:1
-
traffic 2
说明: 实现主干道交通灯显示,以状态机程序实现,并用数码管进行红绿灯倒计时的显示,内置计数模块,交通灯控制模块,数码管显示模块,并对各模块用电路图的方式进行连接。对于学习VHDL语言有所帮助。(The main road traffic light display is realized by the state machine program, and the digital tube is used to display the traffic light countdown. The counting module, the traffic light control module and the digital tube display module are built in, and each module is connected by the circuit diagram. It is helpful for learning VHDL.)
- 2020-06-25 19:55:12下载
- 积分:1
-
20190718 - Copy
this files describes how to build i2c block modules in verilog hdl and programming them on an fpga device
- 2020-06-21 21:20:02下载
- 积分:1
-
signaltap_user_guide
signaltap 中文说明,内容详细。
ALTERA signaltap USER GUIDE IN CHINESE(ALTERA signaltap USER GUIDE IN CHINESE)
- 2011-12-03 23:50:21下载
- 积分:1
-
Hexadecimal to 7 segments
Hexadecimal to 7 segments
- 2022-03-07 14:40:55下载
- 积分:1
-
A clock procedures, as well as stopwatch, I feel pretty good, there is a need to...
一个时钟程序,还有跑表,感觉相当不错的,有需要就下载吧-A clock procedures, as well as stopwatch, I feel pretty good, there is a need to download it
- 2022-03-12 05:29:00下载
- 积分:1
-
complex_timing_by_Primetime
用PrimeTime的技巧,解决复杂时钟问题。(The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!)
- 2012-08-05 19:07:47下载
- 积分:1
-
实验室altera 1
这是实验室1.2从Altera的代码。这是初学者熟悉Altera的工具包和硬件描述语言(VHDL)这个练习的.The目的是学习如何连接简单的输入和输出设备的FPGA芯片和实现使用这些设备的电路的基本代码。我们将使用switchesSW17-0on DE2开发板作为输入电路。我们将使用发光二极管(LED)和7段显示器作为输出设备
- 2022-04-06 15:25:24下载
- 积分:1