登录
首页 » VHDL » 篮球24秒可控计时器设计

篮球24秒可控计时器设计

于 2022-05-28 发布 文件大小:1.80 MB
0 202
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言设计篮球24秒可控计时器功能说明:1.具有24秒计时、显示功能;              2.设置外部按键,完成清零、暂停、恢复控制;              3.24秒倒计时,时间间隔为1s;               4.时间到后发出报警信号,并在3s后解除。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpgaConfig_V1_2_SFLASH_20090507a
    自己写的一个使用单片机配置FPGA的下位机C代码,使用一个C8051F330,外置SPI FLASH,通过串口可将程序写入FLASH,上电时自动加载到FPGA完成配置。(Wrote it myself, using a microcontroller to configure FPGA code for the next bit plane C, using a C8051F330, external SPI FLASH, the program is written through the serial port can be FLASH, power-on automatically loaded into the FPGA to complete the configuration.)
    2021-02-16 07:29:47下载
    积分:1
  • a good use of the Verilog Programming cpu procedures, we must make good use of.
    一个很好的利用verilog编程实现的cpu程序,一定要好好利用。-a good use of the Verilog Programming cpu procedures, we must make good use of.
    2023-03-28 18:35:03下载
    积分:1
  • analogue-digi-ana-converter
    design and implementation of a format conversion system on the Altera NIOS board(QUARTUS) which reads an analogue input, converts it into digital data, and then does the reverse conversion back into analogue format. This will be done by taking an analogue an analogue input using SPI MCP3202 12-Bit A/D converter to generate the digital data stream and then the digital data will be used to generate an analogue output using Analog Devices 8-bit SPI AD7303 D/A converter.
    2009-08-04 21:23:05下载
    积分:1
  • adrv9009_fmcomms8_sync_test_bash
    说明:  adrv9009的测试平台的测试脚本,适合新人参考(Adrv9009 test platform test script, suitable for new reference)
    2020-08-03 08:50:49下载
    积分:1
  • can-lite-vhdl-master
    说明:  CAN VHDL Code. Behavioral implementation of CAN bus interface.
    2021-01-19 21:48:41下载
    积分:1
  • 2022-12-10 14:25:03下载
    积分:1
  • crc16-CCITT
    crc-16的编码,使用的多项式是G(x)=x^16+x^12+x^5+1(generator polynomial of degree 16: G(X)=x^16+x^12+x^5+1)
    2012-12-07 13:55:21下载
    积分:1
  • QAM_verilog
    基于FPGA的16QAM,用verilog编写,其中DDS为自己编写,含设计文件和testbench。已通过moldesim软件仿真。 (FPGA-based 16QAM, with verilog writing, including DDS for their preparation, including design files and testbench. Simulation software has been through moldesim.)
    2021-02-22 18:29:41下载
    积分:1
  • rs-codec(255-223)
    这是rs(255,223)编码的verilog源程序。里面有:encode、decode、test-bench等文件。(This is rs (255,223) verilog source coding. Inside : encode, decode, test-bench and other documents.)
    2021-05-13 00:30:02下载
    积分:1
  • src
    v6 1x 3.125G rapidio协议工程代码(xilinx v6 rapidio data transmission protocol Practical project application engineering code)
    2018-03-20 23:28:49下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载