登录
首页 » Verilog » CNA总线协议控制器Verilog

CNA总线协议控制器Verilog

于 2022-05-26 发布 文件大小:33.36 kB
0 233
下载积分: 2 下载次数: 1

代码说明:

This CAN Controller was tested with the Bosch VHDL Reference Model and passed all the tests. Because of the licensing issue it can not be published on the Opencores web site. The Can Controller was also implemented in real HW (12 boards were constantly talking to each other). The included test bench is not a real test bench and should be improved. However a volunteer is needed for such a job. I can provide some help but am not willing to write it by myself.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • firewall
    经过验证的firewall IP,用于SOC控制访问权限。
    2022-02-07 22:16:56下载
    积分:1
  • sapis
    SAPIS doc : SATA interface
    2017-07-16 15:59:06下载
    积分:1
  • generate-coordinates
    使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
    2013-08-28 11:03:46下载
    积分:1
  • upp 接口,verilog
    FPGA之间通信,或者FPGA和DSP之间通信的接口协议,用verilog代码编写,验证可用!
    2022-05-05 12:14:52下载
    积分:1
  • 9_ImageMorphologic
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像形态学部分,腐蚀,膨胀,细化算法(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image morphology section, corrosion, swelling, thinning algorithm)
    2020-10-23 17:17:22下载
    积分:1
  • DDS
    文利用直接数字频率合成器(DDS)与CPLD技术和单片机控制技术,研制和 设计了高分辨率、高稳定度的函数信号发生(Wen using direct digital frequency synthesizer (DDS) and CPLD technology and single-chip microcomputer control technology, development and Design of high resolution, high stability function of the signal )
    2013-08-27 14:20:22下载
    积分:1
  • atm码
    atm工作程序功能
    2022-10-27 18:25:03下载
    积分:1
  • 基于nios2的花样灯
    基于Qsys的嵌入式软核设计,基于Quartus的顶层模块设计,以及利用简单的C语言在nios2中实现花样灯的程序。实验的芯片是飓风二代,EP2C8Q208C8开发板。
    2023-09-05 19:50:09下载
    积分:1
  • traffic-light-design
    基于ISP的交通灯设计,实现了各路状态转换、警察控制、行人请求功能。(ISP traffic light design, to achieve the brightest state transitions, police control, pedestrian request feature.)
    2014-07-12 13:35:31下载
    积分:1
  • Booth2_final
    该文件是booth乘法器的verilog源代码,经过最终的仿真,可以直接运行(This file is booth multiplier verilog code, after the final simulation, can be directly run)
    2015-05-08 09:29:56下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载