登录
首页 » VHDL » CPLD drives with digital control, of from 0000 to 9999, digital control is a dyn...

CPLD drives with digital control, of from 0000 to 9999, digital control is a dyn...

于 2022-05-23 发布 文件大小:1.39 MB
0 151
下载积分: 2 下载次数: 1

代码说明:

用CPLD驱动数码管,实现从0000计到9999,数码管是用动态显示,程序用VERILOG完成的-CPLD drives with digital control, of from 0000 to 9999, digital control is a dynamic display, the program completed with VERILOG

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    无线通信FPGA实现的代码 有matlab和verilog(FPGA implementation of wireless communication code matlab and verilog)
    2012-09-17 10:39:40下载
    积分:1
  • DS1820
    DS18B20温度传感器,用verilog语言实现(DS18B20 temperature sensor, with the verilog language)
    2020-11-01 21:29:55下载
    积分:1
  • simpleCpu
    relative cpu design implementation
    2013-08-14 21:22:39下载
    积分:1
  • Project_Gbit
    pc与fpga之间通过千兆以太网交换机实现网络通信(Network communication between PC and FPGA via Gigabit Ethernet switch)
    2020-06-17 20:40:04下载
    积分:1
  • TLC1620
    基于FPGA的Verilog语言实现的六十进制计数器(FPGA-based Verilog language implementation of six decimal counter)
    2015-04-23 16:23:15下载
    积分:1
  • FPGA-based--DC-speed-controller
    针对某船舶模型定位系统中调速电机,以FPGA(现场可编程门阵列)为控制器,采用数字比例积分调节器实现电机的速度控制算法,设计出数字化调速控制器(Positioning system for a ship model in the motor speed, the FPGA (field programmable gate array) for the controllers, proportional integral regulator with digital speed of the motor control algorithm, designed digital speed controller)
    2011-05-17 15:50:57下载
    积分:1
  • 8 位 CPU vhdl实现(含全部源代码)
    说明:  这是8位CPU的CVDL代码。CPU 的主要功能是执行指令,控制完成计算机的各项操作,包括运算操作、传送操作、输入/输出操作等。作为模型计算机设计,将重点放在寄存器级,采取较简单的组成模式,以尽量简洁的设计帮助学生掌握CPU 的基本原理。 此次设计CPU就是为了了解CPU运行的原理,从而完成从指令系统到CPU的设计,并且通过仿真对CPU设计进行正确性评定。(The main function of CPU is to execute instructions, control and complete various operations of computer, including operation, transfer operation, input / output operation, etc. As a model computer design, it focuses on register level and adopts a simpler composition mode to help students master the basic principles of CPU with a concise design as far as possible. This design of CPU is to understand the principle of CPU operation, so as to complete the design from instruction system to CPU, and evaluate the correctness of CPU design through simulation.)
    2020-12-09 15:49:20下载
    积分:1
  • 在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配...
    在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配-In the use of Verilog in the FPGA platform, the output sine wave, the realization of the chip for Cyclone II 484C8, has pin allocation
    2022-01-31 10:21:02下载
    积分:1
  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • Xilinx-Timing
    Xilinx FPGA 时序约束资料,原厂出品,经典不需要理由(Xilinx FPGA timing constraint information, original, classic no reason)
    2013-05-17 09:31:26下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载