登录
首页 » VHDL » keyboard

keyboard

于 2022-05-20 发布 文件大小:4.84 MB
0 147
下载积分: 2 下载次数: 1

代码说明:

用FPGA单片机软核实现键盘扫描,键盘为4X4矩阵键盘,输入相应键值,用数码管显示-keyboard

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2_115_CAMERA
    实现DE2_115开发板上配套的500万像素cmos摄像头捕捉到的画面显示在VGA上(DE2_115 development board supporting 5,000,000 pixels cmos camera to capture the screen display in VGA)
    2020-07-09 19:08:55下载
    积分:1
  • 10_100fsrb.pdf
    Ethernet Media Access Controller
    2014-04-30 19:56:17下载
    积分:1
  • 这是个UART发送的VHDL程序,调试过,还可以
    这是个UART发送的VHDL程序,调试过,还可以-This is a UART to send the VHDL program, debug, and can also be
    2022-08-10 15:14:18下载
    积分:1
  • verilog
    数字信号除了的FPGA实现的Verilog源代码,之前发过一份是VHDL,各有所需吧,需要的看看吧(Digital signal in addition to the realization of the FPGA Verilog source code, send before a is VHDL, each have need it, need to look at it )
    2012-02-25 15:06:35下载
    积分:1
  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • clock
    EDA用maxplus2开发设计的简易数字钟,适合初学者,vhdL语言(EDA maxplus2 in development and design of simple digital clock, is suitable for beginners, vhdL language )
    2011-10-03 20:50:23下载
    积分:1
  • dpll
    用verilog编写的全数字锁相环,包括鉴相器,模K计数器,加减脉冲模块和分频模块,都经过验证(verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider )
    2014-04-22 08:36:53下载
    积分:1
  • project_1
    简单的一个Verilog小程序,适合刚接触的人群(A simple Verilog small program, suitable for people just contact)
    2020-06-16 22:20:01下载
    积分:1
  • sine_cordic
    generate sine wave. Inputs : Amplitude, phasein, frequency
    2013-07-22 10:25:41下载
    积分:1
  • dac7512
    实现A/D转换,给定输入,观察输出电压,VHDL程序。(Implement A/D conversion,Given input, observe the output voltage, VHDL program.)
    2016-04-21 16:05:49下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载