-
adc_cfg
说明: adc器件ads62p49配置代码,已在工程中验证可用(Temperature sensor DS18B20 parses the code, has verified the ADC device configuration code, has been verified available)
- 2020-11-04 16:29:51下载
- 积分:1
-
sram
说明: FPGA 读写 SRAM 存储块,verilog代码(Read and write SRAM memory block and Verilog code in FPGA)
- 2019-08-19 16:03:39下载
- 积分:1
-
fpga
verilg语言实现测频 及与stm32以fsmc通信方式进行通信(Verilg to achieve frequency measurement and communication with STM32 in FSMC communication mode)
- 2017-07-27 20:05:25下载
- 积分:1
-
spi_slave
xilinx 平台的SPI从接口实现源码,供参考学习(used xilinx,slave-spi interface.)
- 2019-04-21 12:08:29下载
- 积分:1
-
y210
三八译码器,四位加法器,EDA实验,用verilog编写(EDA experiment with verilog language)
- 2017-10-30 20:14:30下载
- 积分:1
-
本文介绍了汉明编码与译码通过FPGA器件来实现,介绍了使用VHDL语言编程的基本算法!...
本文介绍了汉明编码与译码通过FPGA器件来实现,介绍了使用VHDL语言编程的基本算法!-This article describes the Hamming encoding and decoding through the FPGA device to implement, introduced the use of VHDL programming language is the basic algorithm!
- 2022-01-28 18:13:46下载
- 积分:1
-
duishuizhtai
matlab 并行程序parfor用法matlab 并行程序parfor用法(matlab 并行程序parfor具体用matlab 并行程序parfor用法)
- 2020-07-03 17:40:02下载
- 积分:1
-
dds
说明: 实现数字频率合成实验,加载数据ram,形成波形(The experiment of digital frequency synthesis is realized, and the data RAM is loaded to form the waveform)
- 2020-11-10 18:12:36下载
- 积分:1
-
半加器
它包含与试验台硬件描述语言(VHDL)一半加法器试验台意味着项目制造商宣布他要什么时候能给一个术语 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
- 2023-05-06 00:50:07下载
- 积分:1
-
xapp1251
1. REVISION HISTORY
2. OVERVIEW
3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS
4. DESIGN FILE HIERARCHY
5. INSTALLATION AND OPERATING INSTRUCTIONS
6. SUPPORT
- 2020-11-07 09:49:49下载
- 积分:1