登录
首页 » VHDL » BCH编码器和解码器的源代码,FLASH控制器,通信是必要的哦

BCH编码器和解码器的源代码,FLASH控制器,通信是必要的哦

于 2022-05-19 发布 文件大小:133.24 kB
0 249
下载积分: 2 下载次数: 1

代码说明:

bch encoder+decoder 源代码,Flash控制器,通讯都需要用到哦-bch encoder+ decoder source code, Flash controller, communications are needed Oh

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 电子打铃器 在max plus 2 下编译通过
    电子打铃器 在max plus 2 下编译通过-electronic bell playing for the max plus 2 under through compiler
    2022-02-20 12:08:25下载
    积分:1
  • Huffman
    用VHDL编写的huffman编码的源程序(With the VHDL source code written in huffman coding)
    2010-06-08 14:58:32下载
    积分:1
  • SeggerEval_LPC2478
    emWin 在LPC2478上实现LCD的高性能显示(emWin to achieve high-performance LCD display in the LPC2478)
    2012-08-04 13:54:29下载
    积分:1
  • v3
    说明:  mojo v3 complete eagle schematic
    2018-02-08 22:47:52下载
    积分:1
  • 本设计是针对LEON3 Altera Nios II startix2
    This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the test bench cannot be simulated with DDR enabled because the Altera pads do not have the correct delay models. * How to program the flash prom with a FPGA programming file 1. Create a hex file of the programming file with Quartus. 2. Convert it to srecord and adjust the load address: objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec 3. Program the flash memory using grmon: flash erase 0x800000 0xb00000 flash load fpga.srec-This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the
    2022-05-18 19:00:04下载
    积分:1
  • decodeLogDomainSimple
    When the initial input falls between the Switch off point and Switch on point values, the initial output is the value when the relay is off.
    2017-01-29 18:04:53下载
    积分:1
  • BCHencodeanddecode
    bch 编码和译码,用硬件语言vhdl实现(bch edcode and decoder)
    2020-06-28 18:00:01下载
    积分:1
  • verilog for full_adder
    verilog for full_adder
    2022-06-28 14:23:05下载
    积分:1
  • ADC VHDL 代码
    使用VHDI Dispaly字符。显示了一个模拟的正常工作的LCD控制器硬件实现。这种模拟演示了不同的状态机协同工作的方式。作为初始化序列完成时,主状态机的命令的状态开始。
    2022-02-24 19:19:54下载
    积分:1
  • QPSK_demod
    说明:  QPSK的解调程序,采用Verilog编写而成(QPSK demodulation program, written by Verilog)
    2020-02-29 19:51:38下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载