登录
首页 » VHDL » BCH编码器和解码器的源代码,FLASH控制器,通信是必要的哦

BCH编码器和解码器的源代码,FLASH控制器,通信是必要的哦

于 2022-05-19 发布 文件大小:133.24 kB
0 259
下载积分: 2 下载次数: 1

代码说明:

bch encoder+decoder 源代码,Flash控制器,通讯都需要用到哦-bch encoder+ decoder source code, Flash controller, communications are needed Oh

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。
    JPEG标准下图象压缩的vhdl实现工程,文件包括一个图像。-JPEG image compression standard works of VHDL realize that the document includes an image.
    2022-02-24 18:44:31下载
    积分:1
  • VHDL language design stopwatch, timer function of the realization, the realizati...
    VHDL语言设计的秒表,实现计时功能,实现报时功能,并且通过硬件实验。-VHDL language design stopwatch, timer function of the realization, the realization of time functions, and through hardware experiments.
    2022-09-16 02:55:02下载
    积分:1
  • HB1
    半带滤波器,用于sigma-delta DAC中的设计(Half-band filter for sigma-delta DAC design)
    2020-12-23 10:29:06下载
    积分:1
  • //led.v /*
    //led.v /*------------------------------------- LED显示模块:led(CLK,AF,ADDR,DATA) 功能: 显示 注意事项: 8位LED 参数: CLK:扫妙时钟输入,推荐1kHz AF:数码管输出,a~h ADDR:数码管选择位数出,0~2 DATA:显示数据输入0~9999 9999 编写人: 黄道斌 编写日期: 2006/07/13 -------------------------------------*/-//led.v /*------------------------------------- LED Display Module : led (CLK, AF, ADDR. DATA) function : to show : 8 LED parameters : CLK : So Wonderful clock input, Suggest 1kHz AF : digital tube output, a ~ h ADDR : digital control options from the median, 0 ~ 2 DATA : data show that the importation of 0 ~ 9999 9999 prepared : Huang Daobin preparation date : 2006/07/13-------------------------------------*/
    2022-06-03 00:26:09下载
    积分:1
  • DE2_NIOS_HOST_MOUSE_VGA
    基于nios的vga显示实验,自制的ip核。可以按照自己的需求改写ip(Nios to vga display ip nuclear experiments, homemade. Can be rewritten in accordance with their own needs ip)
    2021-04-11 11:58:58下载
    积分:1
  • 用verilog语言实现的霍夫曼压缩编码算法
    说明:  一种用verilog语言实现的霍夫曼压缩编码算法(Huffman compression implemented by Verilog)
    2019-11-18 18:29:45下载
    积分:1
  • h264_intp
    图形图像H264插值算法,应用于图像视频处理(H264 graphic image interpolation algorithm is applied to image video processing)
    2021-05-14 18:30:02下载
    积分:1
  • FP6182
    说明:  PF6182是一款很好的DC-DC同步降压IC。输出电压可调整,电流达2A。非常好用(PF6182 is a good DC-DC synchronous buck IC. Adjustable output voltage and current up to 2A. Very easy to use)
    2011-03-16 10:26:05下载
    积分:1
  • 该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。...
    该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。-the program is to achieve the n-bit full adder, first using the door with non-realization of a family- and finally realize the full n-bit adder.
    2022-01-24 17:35:43下载
    积分:1
  • 常用的缩写
    fpga学习中常用的缩略语-commonly used abbreviations
    2023-03-04 16:40:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载