其中起始码和结束码表示控制命令的起始与结束。当设备在RS

labwindows rs232 包括xmodem传送文件和简单串口程序-XMODEM labwindows rs232 including transmission of documents and a simple serial program

时钟发生器，可以显示分，秒，小时，下到ＦＰＧＡ上验证过，功能基本正常-clock generator can demonstrate minutes and seconds, hours, the next to the FPGA tested normal function

C++程序设计源代码例-C programming source code cases

资源描述提供的CSingleInstance类允许你的程序只有一个实例，如何检测一个程序的拷贝正在运行是一个古老的问题，这个例子利用MMF(内存映像文件)检测确实值得推荐

download-setup is a useful download web tolos-download-setup is a useful web to download los

VHDL 函数信号发生器 VHDL 函数信号发生器-VHDL Function Generator VHDL Function Generator

java编写的连连看游戏 java编写的连连看游戏 -java games prepared by the 1000 block of Terry Avenue prepared by the 1000 block of Terry Avenue java games prepared by the 1000 block of Terry Avenue java preparation of the 1000 block of Terry Avenue java games prepared by the 1000 block of Terry Avenue games java games prepared by the 1000 block of Terry Avenue

dreamweaver插件2-Dreamweaver plug-2

This the implementation of structural SVM for training complex alignment models for protein sequence alignment, especially for homology modeling. The structural SVM algorithm can incorporate many relevant features like secondary structure, relative exposed surface area, profiles and their various interaction into the alignment model. It was developed under Linux and compiles under gcc, built upon the svm^light software by Thorsten Joachims.

图灵机模拟程序源代码-Turing machine simulation program source code