登录
首页 » Verilog » upp 接口,verilog

upp 接口,verilog

于 2022-05-05 发布 文件大小:8.67 kB
0 298
下载积分: 2 下载次数: 3

代码说明:

FPGA之间通信,或者FPGA和DSP之间通信的接口协议,用verilog代码编写,验证可用!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • weifen-program
    基于FPGA微分程序代码及其电路驱动程序(Based on FPGA differential program )
    2011-12-19 12:17:59下载
    积分:1
  • 29_ad9226_test
    用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • uart_tx
    FPGA UART 发送端程序 verilog语言编写 9600波特率 实用(UART transmit side program verilog language 9600 baud)
    2013-08-14 16:33:34下载
    积分:1
  • SMBUS总线的verilog实现
    实现两个状态机和不同的数据传输方式,按照smbus总线的要求进行调节每位的传输,从起始位到终值位,能够较好的实现
    2022-03-25 14:06:09下载
    积分:1
  • PIP
    基于FPGA的画中画处理PDF技术文档,采用SD卡里图片读出来做为底图,然后再图上叠加另外一个图片或者视频(Based on the FPGA picture in picture processing PDF technical documentation )
    2014-07-10 17:56:04下载
    积分:1
  • hamming
    verilog语言实现一个CPU,汇编程序实现汉明编码功能,输入11位代码,输出15位编码结果。(Verilog language to achieve a CPU, assembler to achieve Hamming coding function, enter 11 bit code, output 15 bit encoding results.)
    2020-07-03 14:00:01下载
    积分:1
  • CNTRTEST3_7tx_rx_0422
    在ISE12.4与TMS320F2812的XINTF接口,实现数据收发(In ISE12.4 TMS320F2812 the XINTF, data transceiver)
    2021-01-08 10:48:51下载
    积分:1
  • 基于verilog的出租车付费系统
    基于verilog的出租车付费系统 带验证模块
    2022-04-18 19:22:44下载
    积分:1
  • hdb3
    这是一个很全的HDB3译码的verilog程序,用于FPGA入门所用,verilog的入门很好的程序(This is a very wide of the HDB3 decoding verilog program for entry-FPGA used, verilog entry procedures for good)
    2021-04-22 16:08:48下载
    积分:1
  • Chapter11-13
    第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。(Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.)
    2009-11-17 13:57:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载