登录
首页 » VHDL » 用vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。...

用vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。...

于 2022-04-19 发布 文件大小:1.24 kB
0 177
下载积分: 2 下载次数: 1

代码说明:

用vhdl描写的通用异步改进dram控制器,经过编译器综合和仿真测试,符合设计要求。-Using VHDL description Universal Asynchronous improved dram controller, through an integrated compiler and simulation testing, in line with the design requirements.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • f_adder
    该工程描述的是一位全加器,可以用此作为基础,搭建多位全加器(The project description is a full adder can use this as a basis to build a number of full adder)
    2013-04-21 10:30:16下载
    积分:1
  • usbhostslave
    说明:  USB主机和设备的verilog代码,实现了USB1.1协议规范的要求(USB host and equipment Verilog code to achieve the USB 1.1 protocol specification requirements)
    2005-09-13 11:34:09下载
    积分:1
  • This book is on the Xilinx
    这本书是关于Xilinx公司开发的ISE工具的中文教程,适合于初学FPGA设计的人使用,全书内容丰富,共包括9章,通过此书的学习可以了解并掌握FPGA的设计流程及设计方法。-This book is on the Xilinx
    2022-05-14 07:46:13下载
    积分:1
  • 通过UART从PC主机读取图片数据,并完成图片在VGA显示器上的显示...
    通过UART从PC主机读取图片数据,并完成图片在VGA显示器上的显示-through UART from the host PC to read image data, and complete picture of the VGA display on the show
    2023-08-09 21:00:04下载
    积分:1
  • 一个8X8的矩阵键盘的VHDL文件,并且有长安键和短按键之分,即一共能做到128个键值,扫描用的时钟用1ms的就行了...
    一个8X8的矩阵键盘的VHDL文件,并且有长安键和短按键之分,即一共能做到128个键值,扫描用的时钟用1ms的就行了-A 8x8 matrix keyboard VHDL files and have Changan and short keys of key points, namely, to achieve a total of 128 keys, scanning with the clock used on the list of 1ms
    2022-08-14 17:54:21下载
    积分:1
  • 本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。
    this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-06-27 01:31:46下载
    积分:1
  • cpld/fpga Integral comb filter (CIC) design
    cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design
    2022-07-08 17:49:24下载
    积分:1
  • apb timer
    说明:  是基于apb总线下的timer外设的rtl代码,主要包括apb_timer的master逻辑verilog,以及相应的开发文档,包括寄存器的描述,功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
    2019-01-25 16:54:02下载
    积分:1
  • VHDL版的C51核(MC8051)
    VHDL版的C51核(MC8051)-VHDL version of the C51 core (MC8051)
    2022-06-19 21:32:45下载
    积分:1
  • a cycle ruduandency code
    实现一个循环冗余码,是老师给的例子,别的同学已经验证-a cycle ruduandency code
    2023-04-27 23:30:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载