-
通过VHDL语言的例子,FPGA原型的VHDL例子(chapter3-part1)
应用背景关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。
- 2023-04-20 18:05:04下载
- 积分:1
-
sparc org, vhdl rtl code
sparc org, vhdl rtl code
- 2022-04-19 15:34:55下载
- 积分:1
-
Exercise4
说明: AES TSAPI Retrieve Event in Non-blocking Mode
- 2019-05-07 20:04:58下载
- 积分:1
-
fpga
说明: 中科院FPGA的课件!纯英文,比较简单,适合刚刚接触FPGA的小白!(Chinese Academy of Sciences FPGA courseware! Pure English, relatively simple, suitable for Xiaobai who just came into contact with FPGA!)
- 2020-03-19 14:19:16下载
- 积分:1
-
GPS全球定位接收机 原理与软件实现_12378929
本书从电子技术和通信系统的角度讲解gps接收机的设计开发原理,其内容集中在用户终端,即接收机的设计原理和软件实现上。全书分为两大部分,第一部分为理论篇,第二部分为实现篇。理论篇首先对导航的基本目的进行了阐述,并由一个浅显的二维导航系统对导航信号的特点进行了推导,随后阐述了gps信号格式,同时对于直接影响接收机性能的射频前端部分做了理论分析;实现篇主要对本书实现的软件gps接收机的系统实现和源代码进行了讲解,同时作为总结,将信号处理的结果和有意义的中间变量以图示的方式给出,可以使读者有一个感性的认识,同时提升学习兴趣。.
本书适合从事卫星导航接收机研发的技术人员和卫星通信接收机研究的研究人员,尤其是从事北斗系统研发的专业人员、cdma通信系统研发人员,以及通信电子类专业的高年级本科生和研究生阅读,既可作为教学培训的教材,也可作为相关专业工程技术人员的参考资料。(This book explains the design and development principle of the GPS receiver from the perspective of electronic technology and communication system. Its content focuses on the design principle and software implementation of the user terminal, that is, the receiver. The whole book is divided into two parts. The first part is the theoretical part and the second part is the realization part. Firstly, the basic purpose of navigation is expounded, and the characteristics of navigation signal are deduced by a simple two-dimensional navigation system. Then, the format of GPS signal is expounded. At the same time, the front-end part of radio frequency which directly affects the performance of the receiver is theoretically analyzed.)
- 2019-05-05 08:54:24下载
- 积分:1
-
digital-processing-with-FPGA
vhdl语言,国外教材,数字信号处理算法(vhdl language, foreign materials, digital signal processing algorithms)
- 2016-07-22 21:53:49下载
- 积分:1
-
Verilog HDL数字设计与综合 夏宇闻译(第二版)
电子书籍 verilog HDL 数字设计与综合 夏宇闻所编写(electronic text
Foreign electronic and communication textbooks)
- 2021-01-15 15:18:45下载
- 积分:1
-
halfband
verilog写的39阶通带为20KHz的半带fir滤波器,经测试正确。(verilog halfband FIR)
- 2020-12-25 14:29:04下载
- 积分:1
-
ddr2_controller
DDR2控制器设计原码,可以在FPGA上测试通过,并对外部的ddr memory进行读写访问.(DDR2 controller design of the original code, can be tested through the FPGA, and external ddr memory read and write access.)
- 2010-02-23 09:16:50下载
- 积分:1
-
ODBC
ODBC编程实例,使用ODBC对基于开关量数据采集卡的通信接口设计与实现。(ODBC programming examples, using ODBC for data acquisition card based digital communications interface design and implementation.)
- 2013-07-14 13:16:35下载
- 积分:1