-
DDC_matlab
实现数字变下频的matlab程序,CIC,HB,FIR滤波器代码都在其中(Realize digital variable frequency under matlab, CIC, HB, FIR filter code in it
)
- 2021-01-09 11:28:53下载
- 积分:1
-
my_digital_clock
数字钟,数字电子技术课程设计常用内容,基于basys3平台(Digital clock, digital electronic technology curriculum design commonly used, based on the basys3 platform)
- 2015-06-25 19:59:57下载
- 积分:1
-
Add_sub_struc
8位加减器,八位减法器与加法器,用过一个控制端可以自由变换,采用移位加法方式,用途广泛,利用减法位补码加法的理论实现。(8 addition and subtraction, eight subtractor and adder, used a control terminal can freely change the using Shift addition, a wide range of uses, the use of subtraction complement addition theory to achieve.)
- 2012-05-14 20:36:26下载
- 积分:1
-
music
音乐和的设计,硬件语言描叙,书上的源代码哦(Music and design, hardware language describes, the book s source code Oh)
- 2008-12-13 21:40:09下载
- 积分:1
-
capture-using-SCCB-and-FPGA
利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值!
(FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value !
)
- 2013-09-29 15:37:52下载
- 积分:1
-
对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流...
对视频编解码芯片ADV7181进行合理的配置,使其输出符合ITUR656标准的视频流-Of the ADV7181 video decoder chip for a reasonable configuration, so that the output in line with the standard video streaming ITUR656
- 2022-04-30 04:07:22下载
- 积分:1
-
e_BIU
isa MEMORY PLAN eu biu asm
- 2020-06-25 19:20:02下载
- 积分:1
-
microcoded_TB
its a verilog code for microcoded tb
- 2010-03-16 00:21:39下载
- 积分:1
-
bcd
it shows bcd counter
- 2013-01-01 16:16:48下载
- 积分:1
-
T13_USB
本示例为基于FPGA红色飓风一代IDS-EP1C6/12开发板的USB传输,实现了pc端接收来自FPGA开发板的数据,并显示条纹,具体使用说明见解压后的说明文档。(This example is based on red hurricane generation FPGA development board' s USB transfer IDS-EP1C6/12 realized pc client receives the data from the FPGA development board and display stripes, detailed instructions, see the documentation after decompression.)
- 2011-01-05 15:10:38下载
- 积分:1