登录
首页 » VHDL » VGA显示汉字

VGA显示汉字

于 2022-04-08 发布 文件大小:752.10 kB
0 188
下载积分: 2 下载次数: 1

代码说明:

基于FPGA的VGA驱动代码VHDL 在显示屏显示一个汉字-FPGA-based VHDL code of the VGA driver that a character in the display

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Single_cpu
    单周期CPU自己课程大作业做的,亲测好用,verilog语言,适用vivado(Single cycle CPU course to do, pro - use, Verilog language, suitable for vivado)
    2017-12-29 20:15:48下载
    积分:1
  • IIC and xlinx official description of spi interface
    xlinx官方的iic和spi接口的描述-IIC and xlinx official description of spi interface
    2022-03-26 12:21:51下载
    积分:1
  • utmi
    介绍USB PHY接口中的UTMI接口, 对使用Verilog进行USB接口编程具有帮助。(This paper introduces UTMI interface in USB PHY interface. It is helpful for programming USB interface with Verilog.)
    2021-03-17 21:39:21下载
    积分:1
  • 本例为DAC0832接口电路VHDL原代码
    本例为DAC0832接口电路VHDL原代码-The DAC0832 Interface Circuit Example for VHDL source code
    2022-08-14 02:36:10下载
    积分:1
  • 帧同步信号FPGA实现代码(可正常运行)
    通信系统帧同步信号的设计与实现,巴克码识别器系统完整VHDL程序,本人课程设计,完全能正常运行,程序运行环境为Quartus II 7.2 (32-Bit),win7系统。编译码模块、分频模块、门限设置模块、仿真电路和程序都有。相互交流,共同学习!!
    2022-03-24 07:45:00下载
    积分:1
  • 0 2
    说明:  基于labVIEW,控制电机等工作实例,程序基本完整(Based on labVIEW, control motor and other working cases, the program is basically complete)
    2018-01-24 09:09:20下载
    积分:1
  • DW8051_ALL
    包中包括, DW8051完整的Verilog HDL代码 两本手册: DesignWare Library DW8051 MacroCell, Datasheet DesignWare DW8051 MacroCell Databook 三篇51论文: 基于IP 核的PSTN 短消息终端SoC 软硬件协同设计 Embedded TCP/ IP Chip Based on DW8051 Core 以8051为核的SOC中的万年历的设计 (DW8051 is designed by synopsys, and its instruction cycle is 4 clock, which lead to about 3 times faster than Intel 8051 with the same oscillator frequency. I writed ram, rom, some other perpherals such as DES, RNG, and its testbench, and it worked all right!)
    2021-05-07 09:28:36下载
    积分:1
  • FPGA实现四位数与四位数乘法
    FPGA实现四位数与四位数乘法,有仿真波形,合理利用FPGA资源(Four-digit and four-digit multiplication is realized by using FPGA. It has simulation waveform and makes rational use of the resources of the FPGA.)
    2020-06-21 00:00:02下载
    积分:1
  • 硬件设计vhdl_cpu1,1。您可以复制和分发该副本…
    硬件设计vhdl_cpu1,1. You may copy and distribute verbatim copies of this core, as long -- as this file, and the other associated files, remain intact and -- unmodified. Modifications are outlined below.-hardware design vhdl_cpu1, 1. You may copy and distribute verbatim copies of this core, as long-- as this file, and the other associated files, remain intact and-- unmodified. Modifications are outlined below.
    2022-02-06 23:06:37下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载