登录
首页 » Verilog » 频率除以 3 计数器

频率除以 3 计数器

于 2022-03-26 发布 文件大小:231.32 kB
0 223
下载积分: 2 下载次数: 1

代码说明:

频率除以 3 的计数器。用于筛选器图形。所需的频率获取除以 3。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • font6x8
    Fonts for LCD 162x64 (6x8)
    2012-09-05 07:06:05下载
    积分:1
  • uc1701x_SPI
    UC1701串行编程例子,是一个很好的控制LCD模块的C语言串行编程(UC1701 serial program)
    2013-05-31 19:22:19下载
    积分:1
  • Hamming_decoder-1
    this program does something im not sure what but all i want is to get into the damn site thank you
    2010-09-09 16:46:51下载
    积分:1
  • spi
    SPI的Verilog实现(非常的全面和详细,还带有SPI算法的注解)(SPI in Verilog implementation (a very comprehensive and detailed, but also with the SPI algorithm annotation))
    2011-06-30 11:21:04下载
    积分:1
  • Lab2
    Simple ALU Objectives 1. Explore simple ALU structure. 2. Working with components 3. Working with language templates in ModelSim 4. Making a test bench and simulation using ModelSim
    2017-01-13 19:28:54下载
    积分:1
  • SDRAM
    基于fpga与verilog语言的的sdram读写(SDRAM reading and writing based on FPGA and Verilog language)
    2018-01-16 11:24:03下载
    积分:1
  • frequence1
    基于FPGA的等精度数字频率计,包含FPGA和单片机通信程序,解释非常详细。经过调试成功。(FPGA-based Precision Digital frequency meter, including FPGA and MCU communication program, explained in great detail. After successful commissioning.)
    2020-10-30 20:29:56下载
    积分:1
  • 四位数码管1~9999加法计数
    verilog HDL语言程序,运行后实验板四位数码管依次加法计数,从1到9999计数,超过后即溢出,重新从1开始 计数
    2022-02-07 01:27:29下载
    积分:1
  • 一篇用VHDL实现快速傅立叶变换的论文
    一篇用VHDL实现快速傅立叶变换的论文,包括原理分析和代码实现,印度圣雄甘地大学M.A.学院提供(VHDL with a Fast Fourier Transform papers, including the principle of analysis and implementation of the code, the Mahatma Gandhi Institute of the University of Marat)
    2004-10-05 11:06:01下载
    积分:1
  • 10_ImageEdge
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像边缘提取(System Generator based image processing engineering, multimedia processing FPGA implementation source code, image edge extraction)
    2020-10-23 20:27:22下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载