网站首页

登录

URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器，也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号...

于 2022-03-24 发布文件大小:1.99 kB

 0  150

下载积分: 2 下载次数: 1

我要下载

代码说明：

URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器，也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号序列，以决定何时进行何种数据运算。控制单元要从数据单元得到条件信号，以决定继续进行那些数据运算，数据单元要产生输出信号，数据运算状态等有用信息。-URISC processor by the data unit and control unit. Data unit included in the preservation of data and computing the results of computing the data register, but also data used to complete a combination of computing logic circuit unit. Control unit used to generate the control signal sequence, to determine when and what data computing. Control unit from the data unit received condition signal to determine the continuation of the data computation, data unit to produce output signals, data, such as computing the state of useful information.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

hwref
spartan 3 hardware reference document xilinx

2009-05-22 19:10:33下载

积分：1
counter
设计一个十进制计数器模块，输入端口包括 reset、up_enable 和 clk，输出端口为 count 和 bcd，当 reset 有效时（低电平），bcd 和 count 输出清零，当 up_enable 有效时（高电平），计数模块开始计数（clk 脉冲数），bcd 为计数输出，当计数为 9 时，count 输出一个脉冲（一个 clk周期的高电平，时间上与“bcd=9”时对齐）(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))

2013-04-13 19:53:29下载

积分：1
SD_Controller_Verilog
说明：该程序包是SD卡/MMC卡控制器SDC的verilog语言包，它包括以下4部分：RTL源代码，测试平台，软件仿真文件，说明文件。(This source package is the SD card and MMC card controler model based on the Verilog language. It has the following 4 parts: RTL language, testbench, software simulating files and help document.)

2021-04-05 17:39:03下载

积分：1
寄存器的VHDL源码.可能有点简单新手大家间量希望和大家学习...
寄存器的VHDL源码.可能有点简单新手大家间量希望和大家学习-VHDL source register. May be a bit simple volume between novice you would like to learn

2022-12-21 02:40:03下载

积分：1
BPSK
先用Matlab理论仿真，再用Verilog语言在ISE环境下编写程序，可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)

2020-06-19 22:40:02下载

积分：1
波动
用FPGA实现pwm调制波，通过单片机软核控制输入量来实现任意占空比方波的产生-wave

2022-02-21 19:23:40下载

积分：1
8051MCU in the FPGA to achieve the source code, using VHDL language
8051MCU在FPGA上实现的源代码，用VHDL语言编写-8051MCU in the FPGA to achieve the source code, using VHDL language

2022-02-22 06:28:53下载

积分：1
Uart2Sdram2TFT_sobel
说明：使用FPGA实现sobel边缘检测的图像处理算法，更改后可直接使用在自己的系统上。(FPGA is used to implement the image processing algorithm of Sobel edge detection, which can be directly used in its own system after change.)

2019-12-30 19:40:45下载

积分：1
myconstellation_final_2
bpsk qpsk 16qam 64qam的constellation(bpsk qpsk 16qam 64qam constellation)

2021-03-03 01:49:33下载

积分：1
hdb3a
快速实现HDB3码与普通码二进制码的转换，方便学习与了解HDB3码的转换(Quickly achieve HDB3 code and common code binary code conversion, facilitate learning and understanding HDB3 code conversion)

2020-11-09 15:09:48下载

积分：1

696516资源总数
106914会员总数
0今日下载