-
This is an 16 bit adder using vhdl
实现十六位加法器，是书籍上配套的应该可用-This is an 16 bit adder using vhdl
- 2023-09-07 11:05:03下载
- 积分：1
-
Altera_lcd_color_bar_117
altera公司飓风四代芯片，LCD屏幕彩条显示，有效实现行、场扫描。练习FPGA驱动VGA或LCD显示的入门程序(Altera hurricane four generation chip, LCD screen color display, the effective realization of line and field scanning.Practice FPGA to drive VGA or LCD display)
- 2017-12-18 11:23:10下载
- 积分：1
-
ALTERA嵌入式设计大赛获奖作品文章，非常适合DE2开发参考
ALTERA嵌入式设计大赛获奖作品文章，非常适合DE2开发参考-ALTERA Embedded Design Competition Prize-winning article, very suitable for the development of reference DE2
- 2022-04-07 11:00:16下载
- 积分：1
-
fpga DDS ROM数据正弦波形正半周采样程序
fpga DDS ROM数据正弦波形正半周采样程序-fpga DDS ROM sinusoidal waveform is a half weeks of data sampling procedures
- 2022-03-09 21:09:04下载
- 积分：1
-
elpiano
自己写的FPGA实现电子琴的VHDL程序，曲目是两只老虎，用到一些模块，和片内存储间，呵呵(FPGA realization of his keyboard to write the VHDL program, tracks are two tigers, a number of modules used, and on-chip storage room, huh, huh)
- 2020-12-28 01:39:02下载
- 积分：1
-
Verilog Blocking and Non Blocking
Verilog Blocking and Non Blocking
- 2022-01-27 18:34:43下载
- 积分：1
-
the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...
ep2c5 实现 段寄存器
verilog语言，quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation
- 2022-03-15 03:31:41下载
- 积分：1
-
UMC_90nm_1P9M_LOGIC_MIXED_MODE_Process_TLR_V1.1
UMC 90nm design kit. please read before using thee models.
- 2013-02-02 11:24:38下载
- 积分：1
-
emif_tt
实现dsp与fpga的emif的verilog异步实现，可实现异步读写以及相应功能模块控制，文件中包含仿真后的波形图形以及仿真测试程序，运行环境quartus ii11.0，仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
- 2020-12-04 15:59:23下载
- 积分：1
-
Listingprogram1
listing program clock
- 2012-11-26 03:31:42下载
- 积分：1
