-
flash_test_24
说明: 实现fpga 读写flash 在k7上验证(Realization of FPGA read-write flash verification on K7)
- 2020-06-18 20:00:02下载
- 积分:1
-
ISPPCBforFPGA
Xilinx,Altera,ARM,AVR,S52,Lattice等系列FPGA的下载线电路图和PCB(Xilinx, Altera, ARM, AVR, S52, Lattice series FPGA download cable circuit diagram and PCB)
- 2009-12-14 16:55:35下载
- 积分:1
-
zidong-shouhuoji
用VERILOG实现自动售货机功能,运行正确,希望有帮助(Use VERILOG implementation vending machine function, correct operation, hope to have help)
- 2014-01-05 20:42:49下载
- 积分:1
-
ViterbiAlg
说明: Viterbi译码,IS-95中的1/2码率的卷积码(Viterbi decoding, IS-95 of 1/2 the rate Convolutional Codes)
- 2006-04-11 14:10:58下载
- 积分:1
-
FRUDH
用VHDL实现频率计,可测量输入脉冲的频率,并进行简单校正(Realize the frequency of use of VHDL in terms of measurable input pulse frequency, and a simple correction)
- 2008-07-07 20:13:30下载
- 积分:1
-
cordic_dds
采用CORDIC算法的直接数字频率合成器的设计(CORDIC algorithm uses direct digital frequency synthesizer design)
- 2015-08-18 16:15:17下载
- 积分:1
-
429NEW-03-15
429总线通过FPGA直接实现发送程序,通过Verilog实现(send 429 message by Verilog and FPGA )
- 2021-04-23 09:58:48下载
- 积分:1
-
rscode
RS编码器在fpga上的实现,用的modelsim开发环境(RS encoder in the realization of the fpga, development environment used in modelsim)
- 2009-06-11 21:45:49下载
- 积分:1
-
24小时计时时钟
说明: 实现24小时计时,因为位数不够,这里是12进位,可自行调整进位数(Realize 24-hour timing, because the number of digits is not enough, here is 12 carry, you can adjust the carry number by yourself.)
- 2020-06-23 19:40:01下载
- 积分:1
-
XadcMicroblaze-master
用zynq实现片内的数模转换,基于最新的zynq平台(zynq xadc on FPGA arm)
- 2020-06-21 12:00:02下载
- 积分:1