登录
首页 » Verilog » systolic_arry

systolic_arry

于 2022-03-21 发布 文件大小:6.64 MB
0 128
下载积分: 2 下载次数: 1

代码说明:

利用systolic_arry实现矩阵的乘法/求逆等操作  矩阵为4*4矩阵   所发压缩包为ISE14.6的整个开发工程。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于FPGA的别踩白块儿
    把安卓上的“别踩白块儿”游戏移植到了FPGA平台上,本段程序是街机模式的程序,使用VGA方式,按键控制的,用户交互方面比较好
    2022-02-25 07:50:41下载
    积分:1
  • MAX48_cn
    MAX481、MAX483、MAX485、MAX487-MAX491以及 MAX1487是用于RS-485与RS-422通信的低功耗收发器, 每个器件中都具有一个驱动器和一个接收器(The MAX481, MAX483, MAX485 The MAX487-MAX491, and MAX1487 low-power transceivers for RS-485 and RS-422 communication, each device has a drive and a receiver)
    2012-07-10 21:28:46下载
    积分:1
  • water_light
    Verilog语言的流水灯设计程序,对初学者很有用。(Water lights Verilog language design program useful for beginners.)
    2015-03-15 13:48:43下载
    积分:1
  • FUNCTIONALITY OF ATM
    ATM的功能工作.atmatmamtmtmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttttt
    2022-01-25 21:13:03下载
    积分:1
  • VHDL语言,设计一个在DE2平台的8个七段数码管上循环显示HELLO的程序
    VHDL语言,设计一个在DE2平台的8个七段数码管上循环显示HELL0的程序,采用按键控制循环的速度,慢速循环时间间隔为1S,快速循环时间间隔为200ms。(VHDL language, design a platform in the DE2 8 segment digital tube display HELL0 program cycle, the speed control loop using keys, slow cycle time interval for the 1S, fast cycle time interval is 200ms.)
    2020-07-08 20:28:56下载
    积分:1
  • ps2_mouse
    ps2 mouse controller
    2008-09-27 21:29:42下载
    积分:1
  • CircuitDesignwithVHDL[1]
    这主要是学习vhdl和fpga设计的一些资料(study for vhdl and fpga)
    2009-05-13 09:31:26下载
    积分:1
  • mul24x24
    24位x24位的乘法器 十分详细24位x24位的乘法器24位x24位的乘法器24位x24位的乘法器24位x24位的乘法器24位x24位的乘法器24位x24位的乘法器24位x24位的乘法器24位x24位的乘法器(24-bit x24-bit multiplier very detailed 24-bit x24-bit 24-bit x24-bit multiplier of the multiplier 24-bit x24-bit 24-bit x24-bit multiplier of the multiplier 24-bit x24-bit 24-bit x24-bit multiplier of the multiplication Explorer 24-bit x24 multiplier 24-bit x24-bit multiplier)
    2009-06-08 10:00:58下载
    积分:1
  • fft_ex1
    基于verilog的FFT设计,使用vivado作为开发平台(Verilog based on the FFT design, the use of vivado as a development platform)
    2021-02-24 23:39:39下载
    积分:1
  • TEXTIO_Import_txt_Matlab
    将FPGA设计仿真结果数据写入到txt记事本中,然后通过Matlab读取txt中的数据并显示图像(write the FPGA simulation result data into textbook,and read these data from textbook and display image in Matlab)
    2012-12-28 13:42:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载