-
等精度频率计
基于FPGA的等精度频率计,包括工程,doc和一些查找资料(An equal precision frequency meter based on FPGA, including engineering, Doc, and some lookup data)
- 2020-10-30 21:39:57下载
- 积分:1
-
Verilog Blocking and Non Blocking
Verilog Blocking and Non Blocking
- 2022-01-27 18:34:43下载
- 积分:1
-
OFDM_QPSK
给予QPSK调制的OFDM例程,简单明了的表述了OFDM的通信原理(Given OFDM QPSK modulation routine, simple expressions of OFDM communication theory)
- 2013-08-15 14:26:43下载
- 积分:1
-
乘法器的vhdl语言描述.本人调试已经通过
乘法器的vhdl语言描述.本人调试已经通过-Multiplier described in VHDL language. I have been through the debugging
- 2022-03-03 17:59:17下载
- 积分:1
-
Sopc technology
基于sopc技术的数字均衡器带通滤波器及12864液晶显示-Sopc technology-based digital equalizer band-pass filter and liquid crystal display 12864
- 2022-10-06 03:55:04下载
- 积分:1
-
vhdl
vhdl常见小实验代码,包括二进制比较器,4选1,8421十进制,8421转化成格雷码,8421余三码,分频器,数据码译码器,二进制减计数器,四位环形计数器等(VHDL common small experiment code)
- 2020-06-24 13:00:02下载
- 积分:1
-
FPGA的存储器代码的VHDL,verilog描述及测试代码
FPGA的存储器代码的VHDL,verilog描述及测试代码-FPGA memory code VHDL, verilog description and test code
- 2022-06-01 08:26:45下载
- 积分:1
-
用verilog HDL语言,通过一个4位移位寄存器实现一个信号转化为HDB3码并进行测试...
用verilog HDL语言,通过一个4位移位寄存器实现一个信号转化为HDB3码并进行测试
-Using verilog HDL language, through a 4-bit shift register realization of a signal into HDB3 code and test
- 2023-05-23 03:15:03下载
- 积分:1
-
分数时延FIR
说明: 分数时延FIR滤波器FPGA设计的相关资料及软件无线电实验平台MFSS6842使用说明(Fractional delay FIR filter FPGA design related information and software radio experimental platform MFSS6842 instructions)
- 2019-11-18 22:45:35下载
- 积分:1
-
Realize with a clock input, can realize multi
实现同一个时钟输入,可以实现多分频,在一个时钟的驱动下-Realize with a clock input, can realize multi-frequency, in a clock-driven
- 2023-02-21 01:50:03下载
- 积分:1