登录
首页 » VHDL » Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...

Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, en...

于 2022-03-17 发布 文件大小:865.00 B
0 126
下载积分: 2 下载次数: 1

代码说明:

基于状态图的光电编码器4倍频vhdl程序,输入相位差90度的两相,输出倍频和方向信号-Based on the state of the optical encoder Figure 4 multiplier vhdl procedure, enter a 90-degree phase difference of two-phase, frequency and direction of the output signal

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog时钟分频器~ 50hmz波特率9600bps,使用~
    verilog分频器~时钟为50hmz,波特率采用9600bps~-Verilog clock divider ~ 50hmz, using baud rate 9600bps ~
    2022-06-03 13:21:28下载
    积分:1
  • 10。对于密钥输入一个密码锁,假设重置后的七个香格里拉…
    10对于进入密码锁的按键,假设复位后七个灯显示0,使用sw1、sw2两个键输入,只要按sw1键,并使七个灯显示每秒速度加1的值,但释放sw1键后停止。
    2023-01-16 19:45:03下载
    积分:1
  • sp6ex15
    SRAM读写测试,每秒进行一次单字节SRAM读写,使用chipscope观察时序波形(SRAM read and write test, a single byte SRAM read and write every second, using chipscope to observe the timing waveform)
    2017-08-02 10:29:57下载
    积分:1
  • ieee1588_megacore_fpga_ip
    IEEE1588de FPGA 程序,已测试,可直接用,方便(IEEE1588de FPGA program has been tested, can be directly used to facilitate)
    2021-03-26 11:59:13下载
    积分:1
  • T200071012217h
    此源码为线性相位滤波的vhdl源码与设计心的体会,理论分分析与工程实践总结相结合,有非常大的参考价值 可直接使用。 (The source for the linear phase filter VHDL source code and design of the heart experience, theoretical analysis to summarize the combination of engineering practice, a very large reference value can be used directly.)
    2012-07-10 16:08:08下载
    积分:1
  • This application note explains the process of eveloping and debugging a hardware...
    This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.
    2022-01-23 11:16:04下载
    积分:1
  • MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真
    MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真-ModelSim Experimental procedures QUARTUSii call MODELSIM, realize Simulation
    2022-04-13 16:01:45下载
    积分:1
  • 圆形的 FIFO 缓冲区
    这是在 vhdl 的简单循环的拳头在后进先出队列。缓冲区的大小和数据大小可以通过 N 和 W 的参数配置。队列最前面的是可用输出数据。两个信号控制写入和读取数据。如果缓冲区是空的还是满的两个输出信号信息。
    2022-02-27 02:21:06下载
    积分:1
  • turbo_dinter
    说明:  电网协议信道解交织器设计FPGA实现,适用于PB16的宽带电力线载波通信(Grid protocol channel deinterleaver design FPGA implementation, suitable for PB16 broadband power line carrier communication)
    2020-05-08 15:53:18下载
    积分:1
  • 利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的
    利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the
    2023-01-10 03:55:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载