登录
首页 » VHDL » 用于sopc builder添加组件用的ps/2 键盘 ipcore

用于sopc builder添加组件用的ps/2 键盘 ipcore

于 2022-03-12 发布 文件大小:207.31 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

用于sopc builder添加组件用的ps/2 键盘 ipcore-Sopc builder used to add components used ps/2 keyboard IPCore

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vending-machine
    用Verilog实现自动售货机功能,代码较初级。易懂,内含test文件。(Automatic vending machines function with Verilog code than the primary. Understandable, containing test files.)
    2013-11-30 20:25:34下载
    积分:1
  • uaf42
    使用uaf42设计的有源滤波器,高通滤波器的设计参数记录(Using uaf42 design active filters, high-pass filter design parameters recorded)
    2012-09-09 21:49:49下载
    积分:1
  • 本程序是用VHDL语言实现电子密码锁功能,整个系统分为三大模块,一为控制模块,二为键盘显示模块,三为处理模块...
    本程序是用VHDL语言实现电子密码锁功能,整个系统分为三大模块,一为控制模块,二为键盘显示模块,三为处理模块-This procedure is a VHDL language electronic code lock function, the entire system is divided into three modules, one for the control module, two for the keyboard display module, three modules for the treatment
    2022-05-08 19:29:46下载
    积分:1
  • Timer programming, vhdl language, can be achieved when the system timer 24
    定时器的编程,vhdl语言,可以实现24时制定时器-Timer programming, vhdl language, can be achieved when the system timer 24
    2022-09-01 16:25:02下载
    积分:1
  • just division the clock into 2
    just division the clock into 2
    2022-01-26 05:48:15下载
    积分:1
  • 67_ellipf
    vhdl very good debug release vhdl very good debug release
    2006-10-22 18:39:48下载
    积分:1
  • divider_latest.tar
    floating point divider
    2009-11-03 11:23:16下载
    积分:1
  • ecc
    说明:  This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • DDS_signal_genarator
    这是一个利用verilog语言编写的信号发生器的例子,值得参考(this is a code about signal generator by VIERILOG LANGUAGE!)
    2013-12-23 10:12:52下载
    积分:1
  • Regs
    说明:  一个小寄存器堆,使用参数化编程,附有仿真代码,可直接在vivado(2018.2版本及以后)上运行(A small register heap, using parametric programming)
    2019-04-03 14:19:55下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载