登录
首页 » VHDL » 用于sopc builder添加组件用的ps/2 键盘 ipcore

用于sopc builder添加组件用的ps/2 键盘 ipcore

于 2022-03-12 发布 文件大小:207.31 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

用于sopc builder添加组件用的ps/2 键盘 ipcore-Sopc builder used to add components used ps/2 keyboard IPCore

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1
    说明:  matlab code for JTAG cable checking
    2014-02-04 19:27:39下载
    积分:1
  • SASX
    说明:  Use of Kalman and EKF on two-phase permanent magnet synchronous motor of the state estimate CDCDCDCDCCC
    2020-06-24 11:40:02下载
    积分:1
  • jesd204_0_ex
    jesd204b接收部分程序和带仿真历程(Jesd204b receiving part program and simulation process)
    2020-11-26 14:49:31下载
    积分:1
  • Kluwer.Academic.The.Verilog.Hardware.Description
    Kluwer academic the verilog hardware description language fith edition
    2014-10-08 08:11:42下载
    积分:1
  • Cerradura
    Conduct a digital system ( electronic lock ) using hierarchic methodology . An electronic lock is a device that allows access or opening of a system , as long as the key or combination to enter match with which it is predefined in said lock .
    2014-10-10 15:41:14下载
    积分:1
  • adaptive
    这是基于MATLAB编程实现自适应滤波器,并在XILINX的FPGA上硬件可实现的模型文件(This is based on the MATLAB programming adaptive filter, and the XILINX' s FPGA hardware can be a model document)
    2009-06-24 13:26:32下载
    积分:1
  • control
    该程序描述了运用FPGA进行控制的S形曲线和其他传统加减速控制曲线方法的控制曲线比较研究。(This program is compiled in matlab circumstance。Describing the approach of S-curve control method in FPGA in machine controlling.)
    2011-12-08 10:22:11下载
    积分:1
  • UDP / IP上的Spartan3E以太网通信
    UDP / IP上的Spartan3E以太网通信通过斯巴达3E发送UDP数据包到/从我的电脑。
    2022-06-20 12:49:08下载
    积分:1
  • VHDL language is designed to be simple to use the CPU, the focus of the design o...
    用VHDL语言设计简单的CPU,重点设计微操作代码,然后设计CPU各组成模块,最后根据设计的微操作设计微指令,验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.
    2022-01-26 04:06:25下载
    积分:1
  • fpga串口的接收程序
    fpga串口的接收程序基于verilog语言拿走不用谢。(The receiving program of FPGA serial port is based on Verilog language.)
    2020-06-18 03:20:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载