登录
首页 » VHDL » 6. For the key to enter a password lock, assuming that reset after the seven lam...

6. For the key to enter a password lock, assuming that reset after the seven lam...

于 2022-03-11 发布 文件大小:663.40 kB
0 160
下载积分: 2 下载次数: 1

代码说明:

6对于进入密码锁的按键,假设复位后七个灯显示" 0",使用sw1、sw2 2,然后只要按下并松开sw2,七个灯上就显示" 2",而只要按下并松开sw1,七个灯上就正确显示值" 1

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • function-fskd
    fsk在matlab上的仿真实现,一段简单的代码小程序(fsk on matlab simulation in the implementation of a simple small program code)
    2011-06-08 21:46:15下载
    积分:1
  • Rs232_Trans
    controller for sending serial data at different speeds
    2009-04-28 02:41:14下载
    积分:1
  • GPS
    在fpga中对GPS信息采集程序。具有很好的参考性(In the fpga in the GPS information collection procedures. Has a very good reference)
    2011-11-17 13:49:20下载
    积分:1
  • I2C配置tvp5150用VHDL写的
    I2C配置tvp5150用VHDL写的 -I2C configuration tvp5150 written using VHDL
    2023-05-02 14:30:04下载
    积分:1
  • COSTAS_LOOP
    用verilog编写的科斯塔斯环,希望有帮助(Costas loop written in verilog helpful)
    2012-10-31 23:01:23下载
    积分:1
  • jiaotongdeng
    基本交通系统,实现城市交通路口的模拟仿真,自己的课程设计作品(Basic transport system, urban traffic junction simulation, design their own courses)
    2008-03-26 21:54:20下载
    积分:1
  • High-speed-digital-correlator
    16位高速数字相关器的VERIOLOG程序,已经编译通过了,可以使用(16-bit high-speed digital correlator VERIOLOG program has been compiled by, you can use)
    2020-10-09 11:37:34下载
    积分:1
  • LCD_test
    this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
    2013-07-25 14:43:43下载
    积分:1
  • zobrazenie_16_bit_cisla_paralel
    16 bit switch input view in hexa format on 7seg display
    2013-08-16 00:50:49下载
    积分:1
  • SDI_test
    stratixIVGX,芯片4sgx230es,SDI测试完整工程,实现SDI的收发(stratixIVGX,SDI Receive and Transmit)
    2011-12-12 14:57:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载