登录
首页 » VHDL » stbc空时编码源码,非常好的程序。verilog程序

stbc空时编码源码,非常好的程序。verilog程序

于 2022-03-04 发布 文件大小:8.80 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

stbc空时编码源码,非常好的程序。verilog程序-STBC Space-Time Coding Source, very good program. Verilog program

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 11_sdi1in_hdmi_out_proc
    FPGA SDI 输入,HDMI输出例程(FPGA SDI_IN,HDMI_OUT)
    2018-07-25 16:30:52下载
    积分:1
  • 13.3_Tracing
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,基于视频的运动跟踪(System Generator based image processing engineering, multimedia processing on FPGA source, video-based motion tracking)
    2020-11-04 17:39:51下载
    积分:1
  • ddr2_controller
    A controller for DDR2 on FPGA with vhdl, content testbench, model and textfile-generation/data-detection using python.
    2015-11-16 00:31:22下载
    积分:1
  • bt656p
    BT656 时序, 逐行, 分辨率1280*960@25Hz(BT656 time series, row by row, resolution 1280*960@25Hz)
    2020-12-09 12:09:19下载
    积分:1
  • eda技术与vhdl课件,很经典的学习课件
    eda技术与vhdl课件,很经典的学习课件-VHDL EDA technology and courseware, it is a classic learning courseware
    2022-05-18 23:44:31下载
    积分:1
  • 16b20b_Encoder
    16b20b encoder and decoder
    2013-02-04 13:24:46下载
    积分:1
  • er
    秒表 东北大学秦皇岛分校 电子设计自动化 实验(Stopwatch Northeastern University at Qinhuangdao electronic design automation experiment)
    2012-06-27 02:25:14下载
    积分:1
  • 存储示波器,功能齐全通过验证,毕业设计用
    存储示波器,功能齐全通过验证,毕业设计用-Storage oscilloscope, a full-featured validated, graduation design
    2022-03-21 02:58:36下载
    积分:1
  • ix746
    Nonlinear discrete system identification, It uses a pulse of consumer law, Partial least squares method.
    2017-08-28 20:46:28下载
    积分:1
  • FPGA realization of the LCD interface, VHDL programming, FPGA chips for Altera
    FPGA实现的LCD接口,VHDL编程,FPGA芯片为ALtera公司的EP2c35-FPGA realization of the LCD interface, VHDL programming, FPGA chips for Altera
    2022-09-14 14:30:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载