登录
首页 » VHDL » 乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实...

乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实...

于 2022-03-03 发布 文件大小:302.12 kB
0 160
下载积分: 2 下载次数: 1

代码说明:

乘法器是硬件设计中的很常见也很重要的一个模块,它的VHDL硬件实现很好的解决了软件编程中做乘法速度慢的问题,在实时高速系统应用中或DSP软核或数字信号处理硬件实现算法中,经常能使用到乘法器,所以经典的高速乘法器IP 很有参考价值-Multiplier is a common and important module in hardware designing.Its VHDL addresses the low speed of multiplication in software programming. Multiplier is often used in real-time high-speed system application , DSP soft core or hardware implementation of digital signal processing,so it is worthful to know classic high-speed multiplier IP

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DDA_xy
    说明:  运用Verilog 语言进行数字积分法,将X轴和Y轴进行插补运算。(Verilog language using digital integration method, the X axis and Y axis interpolation operations.)
    2020-11-27 18:19:30下载
    积分:1
  • AGC
    The AGC is a smart programmable gain amplifier (PGA). The amplifier gain is adjusted based upon the input signal level so that the output is at a specified Target Gain. The AGC can be configured to be either a mono or stereo input / output component. For illustration purposes, the following discussion will highlight the stereo configuration.
    2017-12-01 17:26:59下载
    积分:1
  • RS
    说明:  本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS (6,4) encoder. Using the ISE software Verilog HDL language for each module is described, and then compile, simulation in software, the ultimate realization of the RS (6,4) encoding, after downloading by chipscope data acquisition, the analysis with the simulation results meet the design requirements.)
    2017-08-25 17:59:14下载
    积分:1
  • UBlaster
    USB Blaster full production data
    2011-06-17 16:03:28下载
    积分:1
  • Xilinx公司Accel DSP项目
    xilinx accel dsp实例项目工程-xilinx accel dsp project
    2023-03-09 20:10:02下载
    积分:1
  • write VHDL 8051 kernel, available, convenient, can be downloaded interested in t...
    VHDL写的8051内核,可用的,好用,有兴趣可下载,在外国网站下载的-write VHDL 8051 kernel, available, convenient, can be downloaded interested in the foreign website
    2022-01-25 17:39:39下载
    积分:1
  • DE2_115_TV
    DE2-115开发板TV摄像头成像程序,源码亲测可用,可加入边缘算法成像,实时显示轮廓,速度流畅(The DE2-115 development board TV camera imaging procedures, the pro-test in the source can be added to the edge algorithms imaging, real-time display contours, fast-paced)
    2020-07-09 19:18:55下载
    积分:1
  • top1
    fpga,主要功能是实现n*n图像的旋转,源程序代码,(fpga, main function is to achieve the n* n image rotation, source code,)
    2020-07-08 15:48:56下载
    积分:1
  • 实现PWM波型....使用VHDL语言
    实现PWM波型....使用VHDL语言-Realization of PWM waveform using the VHDL language ....
    2022-09-10 03:00:02下载
    积分:1
  • DSP28335_SPI_FPGA_RECE
    DSP28335与FPGA通过spi通信,此程序为28335为主接收程序(DSP28335 and FPGA through the SPI communication, this procedure for the 28335 receiving procedures)
    2020-12-09 13:39:19下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载