登录
首页 » VHDL » URAT 部分VHDL源码 大家多多支持 哈哈

URAT 部分VHDL源码 大家多多支持 哈哈

于 2022-02-20 发布 文件大小:16.99 kB
0 170
下载积分: 2 下载次数: 1

代码说明:

URAT 部分VHDL源码 大家多多支持 哈哈 -VHDL source URAT part of U.S. support of Haha

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PS2_Core
    or1200 PS2_Core code
    2010-07-18 23:26:44下载
    积分:1
  • er
    秒表 东北大学秦皇岛分校 电子设计自动化 实验(Stopwatch Northeastern University at Qinhuangdao electronic design automation experiment)
    2012-06-27 02:25:14下载
    积分:1
  • kbfp
    实现任意整数倍的信号分频,可调,不存在毛刺,波形完整,可运于信号的分析与检测(Arbitrary integer multiple of the signal frequency, adjustable, there is no glitch, waveform integrity, and can transport the analysis and the detection signal)
    2015-08-14 22:58:22下载
    积分:1
  • protel中fpga封装库3,非常难找的
    protel中fpga封装库3,非常难找的-protel library in fpga package three, very difficult to find the
    2022-10-21 01:55:03下载
    积分:1
  • sales.zip
    自动售货机,与现实生活中的售货机功能类似,可以自动进行找零(Vending machines, vending machines and similar real life, there is a function to automatically calculate the price of goods)
    2015-03-30 14:27:52下载
    积分:1
  • hgb_pci_host
    说明:  内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的(There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of)
    2008-09-16 18:57:25下载
    积分:1
  • xapp1026
    XILINX中LWIP协议例子应用指南,有实际例子(Examples of applications in LWIP agreement XILINX Guide, a practical example)
    2020-10-13 22:07:32下载
    积分:1
  • ZEDBOARD
    说明:  ZEDBOARD的管脚分配图和约束文件,包括PCB图和xdc文件(Pin assignment of ZEDBOARD)
    2021-03-23 21:19:15下载
    积分:1
  • source
    说明:  I2C MASTER DESIGNED by Verilog
    2020-06-18 23:40:02下载
    积分:1
  • mp3decoder
    verilog实现mp3解码程序,包括testbench(mp3 decoder verilog implementation procedures, including the testbench)
    2020-12-31 15:38:59下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载