登录
首页 » VHDL » 一个交通灯的vhdl语言实现 用 VC的  1.在指定的文件夹内查找某个文件      2.获取系统文件夹的路径, 要求显示windows system tem...

一个交通灯的vhdl语言实现 用 VC的  1.在指定的文件夹内查找某个文件      2.获取系统文件夹的路径, 要求显示windows system tem...

于 2022-02-14 发布 文件大小:1.38 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

一个交通灯的vhdl语言实现 用 VC的  1.在指定的文件夹内查找某个文件      2.获取系统文件夹的路径, 要求显示windows system temp 当前目录的路径 C语言  跳马问题:在5*5的棋盘上,以编号为1的点出发,按日只跳马,要求不重复地跳所有位置,求出符合规则所有跳马的方案     1  6  15  10  21     14 9  20  5   16     19 2  7   22  11     8  13 24  17  4     25 18 3   12  23 -a traffic light VHDL language of a VC. The designated folders to search within a document 2. Access to the system folder path, requested that the current windows system temp directory path C language vault : 5* 5 in the chessboard to the No. 1 starting point, the only daily vault and asked not to repeat all locations to jump to get in line with all rules of the program vault 1 6 15 10 21 14 9 20 5 16 19 2 7 22 11 8 13 24 17 4 25 18 3 12 23

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AT070TN83
    at070tn83 800x480 tft lcd verilog 測試 quartus 文件 (800x480 tft lcd at070tn83 testing project file)
    2020-12-07 15:39:21下载
    积分:1
  • test_uart
    基于fpga的uart串口通信协议,64位数据(Uart communication protocol based on fpga, 64-bit data)
    2017-08-09 17:35:47下载
    积分:1
  • 4X4keypad shake the module, the keys for false detection
    4X4keypad的防抖动模块,用于假按键的检测-4X4keypad shake the module, the keys for false detection
    2023-07-04 10:00:03下载
    积分:1
  • function-fskd
    fsk在matlab上的仿真实现,一段简单的代码小程序(fsk on matlab simulation in the implementation of a simple small program code)
    2011-06-08 21:46:15下载
    积分:1
  • Low
    低通滤波器在QUARTUS7.0开发环境下的文本与框图结合的实现方法的源代码-Low-pass filter QUARTUS7.0 development environment in the text and diagram combination of methods to achieve source code
    2022-11-29 01:15:03下载
    积分:1
  • This is a realization of I2C interface VHDL module, I2C protocol to achieve
    这是一个I2C接口的VHDL实现模块,实现I2C协议-This is a realization of I2C interface VHDL module, I2C protocol to achieve
    2023-08-26 08:25:03下载
    积分:1
  • counter
    基于fpga的计数器模块 分频 可移植 完美实现(Perfect realization of frequency division and portability of counter module based on FPGA)
    2020-06-20 21:00:01下载
    积分:1
  • sram_saa1117verilog
    图像采集、存储控制verilog源代码,fpga控制SAA1117,采集数据存储到sram,仿真编译测试都能通过(Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by)
    2020-07-09 21:58:55下载
    积分:1
  • interr_timer0
    interruption routine for PIC16F877
    2009-12-30 00:43:05下载
    积分:1
  • uart-for-fpga
    Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载