-
PIP
基于FPGA的画中画处理PDF技术文档,采用SD卡里图片读出来做为底图,然后再图上叠加另外一个图片或者视频(Based on the FPGA picture in picture processing PDF technical documentation
)
- 2014-07-10 17:56:04下载
- 积分:1
-
ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.
ADC0809 VHDL控制程序,基于VHDL语言,实现对ADC0809控制.-ADC0809 VHDL control procedures, based on the VHDL language, to achieve control of ADC0809.
- 2023-01-22 19:10:03下载
- 积分:1
-
VerilogHDL_DC_Motor_control
采用Verilog HDL语言编写的直流电动机控制系统,主要完成直流电动机的速度控制,典型的三闭环(位置、转速和电流反馈)直流电机控制系统,对控制类相关的学习者价值很高(Using Verilog HDL language of the DC motor control system, mainly the completion of DC motor speed control, a typical three-loop (position, speed and current feedback) DC motor control system for control-type high-value related to the learner)
- 2008-01-10 23:34:29下载
- 积分:1
-
Clifford-E.-Cummings-paper
Clifford E. Cummings论文合集,其中关于FIFO的设计很经典(Clifford E. Cummings collection of papers, on the FIFO design classic)
- 2012-07-21 01:32:34下载
- 积分:1
-
4x4Key_daisy090708
使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上实现对4x4键盘的输入控制,并显示在一个8段式数码管上。(The use of Altera' s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 the development board to realize 4x4 keyboard input control, and displayed in an eight-stage digital pipe.)
- 2009-09-25 06:24:34下载
- 积分:1
-
FFT程序,此程序虽然耗逻辑资源很大,但是在接受数据后的第7个时钟沿就可以输出FFT变换后的数据,对要求时延较低的系统可以考虑...
FFT程序,此程序虽然耗逻辑资源很大,但是在接受数据后的第7个时钟沿就可以输出FFT变换后的数据,对要求时延较低的系统可以考虑-FFT procedure, this procedure should not consume a lot of logic resources, but the data in the first seven clock can be output along the FFT transformed data, the requirements of time-delay system can be considered lower
- 2022-05-13 18:56:56下载
- 积分:1
-
JOP内核字节码获取,很难找的东东,呕血之作
JOP内核字节码获取,很难找的东东,呕血之作-JOP core byte code access, it is difficult to find the price. Zhi for hematemesis
- 2023-01-27 11:00:03下载
- 积分:1
-
21ic下载_16QAM调制解调器设计与FPGA实现
基于FPGA的16QAM调制器设计与实现(Design and implementation of 16QAM modulator based on FPGA)
- 2018-06-14 21:57:50下载
- 积分:1
-
s3esk_picoblaze_dac_control
This is the Spartan 3E tutorial_02.
- 2017-08-07 13:54:36下载
- 积分:1
-
MUX
Multipleksor
3 to 1 - 3x1bit in, 1x1bit out
- 2013-09-18 16:21:25下载
- 积分:1