登录
首页 » VHDL » MODELSIM开发的模拟CPU,用VHDL语言描述,采用累加结构

MODELSIM开发的模拟CPU,用VHDL语言描述,采用累加结构

于 2022-02-07 发布 文件大小:49.55 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

MODELSIM开发的模拟CPU,用VHDL语言描述,采用累加结构-ModelSim simulation developed CPU, using VHDL language description of the structure of the use of cumulative

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD9914原理图和gerber以及BOM表
    说明:  DDS VHDL include everything of dds AD9914
    2019-06-03 09:40:52下载
    积分:1
  • led1
    点亮led流水灯,通过调用锁相环,可以更改对应的时钟。(Lighting the LED pipelining lamp, the corresponding clock can be changed by calling the phase-locked loop.)
    2020-06-16 07:00:01下载
    积分:1
  • cordic-algorithm
    codic algorithm,which is used to calculate triangular functions
    2014-12-25 16:44:36下载
    积分:1
  • verilog编写的计算百分比模块
    verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
    2022-01-31 18:38:18下载
    积分:1
  • FPGA_can
    实现基于FPGA的控制MCP2515发送的程序,本人编写通过测试,希望提供帮助(FPGA-based control program sent MCP2515, I write to pass the test, hoping to help)
    2020-12-31 09:28:59下载
    积分:1
  • C-V2X-master
    LTE is an abbreviation for Long Term Evolution.
    2019-06-29 01:08:09下载
    积分:1
  • 11880608svpwm
    正弦波电流驱动的无刷直流电机性能分析,通过分析方波电流驱动与正弦波电流比较,得出正弦波电流驱动电机性能较好(Sine wave current drive brushless DC motor performance analysis, by analyzing the square-wave current drive with sine wave current comparison, the sine-wave current drive motor performance is better)
    2013-06-17 11:16:46下载
    积分:1
  • 功率门控IEEE论文可为IP核的实现充分利用
    ieee paper on power gating and can be use full for implementing on ip core
    2022-02-03 18:58:04下载
    积分:1
  • VHDL
    EDA技术以EDA软件工具为开发环境,以可编程逻辑器件为实验载体,实现源代码编程和仿真功能。VHDL作为一种标准化的硬件描述语言用于描述数字系统的结构、行为、功能和接口。本设计提出了一种基于VHDL语言的编码器和译码器的实现方法。编码器与译码器是计算机电路中基本的器件,本课程设计采用EDA技术设计编码和译码器。编码器由8线-3线优先编码器作为实例代表,译码器则包含3线-8线译码器和2线-4线译码器两个实例模块组成。课程设计采用硬件描述语言VHDL把电路按模块化方式进行设计,然后进行编程、时序仿真和分析等。课程设计结构简单,使用方便,具有一定的应用价值。 (EDA technology take the EDA software as tools for the development of the environment,programmable logic devices in experimental carrier,the realiztion of the source code programming and simulation. The VHDL as a standardized hardware description language used to describe the struction of digital systems,behavior,function and interface. The paper proposes a method for encoder and decoder based on the VHDL language.Encoder and decoder is a basic computer circuit devices.This Curriculum design by EDA design encoder and decoder.Encoders from 8- 3 priority encoder for example,and decoder includes 3- 8 decoder and the 2- 4 examples of the two decoder modules.And then to program, the timing simulation and analysis.Curriculum design, simple structure, easy to use and has a value.)
    2011-06-22 21:23:30下载
    积分:1
  • IIC主设备的代码实现(verilog),从设备模型
    IIC主设备的代码实现(verilog),从设备模型-IIC main equipment of the code (verilog), from the device model
    2022-09-07 15:50:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载