登录
首页 » VHDL » VHDL Storage/counter design

VHDL Storage/counter design

于 2022-01-26 发布 文件大小:6.32 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

vhdl寄存/计数器设计-VHDL Storage/counter design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LM
    用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
    2013-10-15 17:38:48下载
    积分:1
  • code
    modelsim下的60进制计数器源码和测试激励文件(modelsim M counter 60 under the source file and test incentives)
    2009-07-17 10:26:46下载
    积分:1
  • 400rdm
    说明:  用于FPGA的学习,大家值得借鉴,可以好好学习一下(this is for fpga and you can use this.)
    2020-06-16 15:20:02下载
    积分:1
  • 11880608svpwm
    正弦波电流驱动的无刷直流电机性能分析,通过分析方波电流驱动与正弦波电流比较,得出正弦波电流驱动电机性能较好(Sine wave current drive brushless DC motor performance analysis, by analyzing the square-wave current drive with sine wave current comparison, the sine-wave current drive motor performance is better)
    2013-06-17 11:16:46下载
    积分:1
  • FPGA-based--DC-speed-controller
    针对某船舶模型定位系统中调速电机,以FPGA(现场可编程门阵列)为控制器,采用数字比例积分调节器实现电机的速度控制算法,设计出数字化调速控制器(Positioning system for a ship model in the motor speed, the FPGA (field programmable gate array) for the controllers, proportional integral regulator with digital speed of the motor control algorithm, designed digital speed controller)
    2011-05-17 15:50:57下载
    积分:1
  • FSM_test for textbanch in vhdl
    FSM_test for textbanch in vhdl-FSM_test
    2022-03-26 05:01:26下载
    积分:1
  • Three
    Three-input Majority Voter -- The entity declaration is followed by three alternative architectures which achieve the same functionality in different ways. -Three-input Majority Voter -- The entity declaration is followed by three alternative architectures which achieve the same functionality in different ways.
    2022-08-12 06:51:37下载
    积分:1
  • 提供了100个vhdl硬件编程语言的例子,由简单到复杂
    提供了100个vhdl硬件编程语言的例子,由简单到复杂-100 provides a hardware programming language VHDL examples, from simple to complex
    2023-06-02 23:35:03下载
    积分:1
  • zhitouzi
    原创。掷骰子游戏,VHDL,quartus,北京邮电大学数电实验,实现随机掷骰子游戏,在数码管显示点数,点阵显示输赢,有开机动画以及开机音乐,可实现多人游戏等(games, VHDL, quartus,experiments of BUPT, pure originality,random game, in the digital display dots, dot matrix display winning or losing, there are boot animation and boot music, multiplayer gaming can be achieved)
    2020-12-24 20:49:04下载
    积分:1
  • full adder in vhdl of 4 bits
    full adder in vhdl of 4 bits
    2022-02-01 04:44:39下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载