登录
首页 » Verilog » xilinx fpga的VGA彩条显示Verilog代码

xilinx fpga的VGA彩条显示Verilog代码

于 2022-01-26 发布 文件大小:397.86 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

Verilog实现FPGA的VGA塞瑟条纹显示代码,测试完全正确,可以成功的实现功能。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CPU-Verilog
    说明:  简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • DE2-chinese-user-manual
    友晶 altera DE2开发板中文用户手册,对DE2开发板的完整介绍。(DE2 development board Chinese user manual, a complete description of the DE2 board.)
    2012-04-12 10:28:30下载
    积分:1
  • Automatic-washing-machine-controller
    全自动洗衣机的控制器。 1.洗衣机的工作步骤为洗衣、漂洗和脱水三个过程,工作时间分别为:洗涤10秒,漂洗5秒,脱水5秒; 2.用一个按键实现洗衣程序的手动选择:A、单洗涤;B、单漂洗;C、单脱水;D、漂洗和脱水;E、洗涤、漂洗和脱水全过程; 3.用显示器件显示洗衣机的工作状态(洗衣、漂洗和脱水),并倒计时显示每个状态的工作时间,全部过程结束后,应提示使用者; 4.用一个按键实现暂停洗衣和继续洗衣的控制,暂停后继续洗衣应回到暂停之前保留的状态; (Automatic washing machine controller. 1 washing machine work steps for the laundry, rinsing and dehydration three processes, working hours are as follows: washed for 10 seconds, rinse for 5 seconds, dehydrated five seconds 2 with a button to manually select the program to achieve laundry: A, single-washing B, single rinse C, a single dehydration D, rinsing and dehydration E, washing, rinsing and dehydration the whole process 3 with a display device display the working status of washing machine (laundry, rinsing and dehydration), and each state countdown show working hours, after the whole process should prompt the user 4 laundry with a button to pause and continue control of laundry, laundry should be back after a pause pause before continuing to retain the state )
    2020-11-11 16:29:44下载
    积分:1
  • 新建文件夹 (3)
    说明:  对温湿度采集芯片进行配置并且把读到的温度数据显示到数码管上(The temperature and humidity acquisition chip is configured and the temperature data read is displayed on the nixie tube)
    2020-06-30 22:23:15下载
    积分:1
  • CircuitDesignwithVHDL[1]
    这主要是学习vhdl和fpga设计的一些资料(study for vhdl and fpga)
    2009-05-13 09:31:26下载
    积分:1
  • ZEDBOARD
    说明:  ZEDBOARD的管脚分配图和约束文件,包括PCB图和xdc文件(Pin assignment of ZEDBOARD)
    2021-03-23 21:19:15下载
    积分:1
  • pulse_change
    用vhdl实现脉冲宽度可控的一简单程序 仿真环境MAXPLUS-(use VHDL to achieve controllable pulse width of a simple process simulation environment Segments-)
    2005-07-24 11:53:57下载
    积分:1
  • 1151175
    Image Embedded VHDL Code by using watermarking technique
    2013-03-14 16:53:07下载
    积分:1
  • Decoder_CC_P
    Convolotional Decoding Based on Viterbi Algorithm
    2021-05-13 16:30:02下载
    积分:1
  • 实践 tic tac toe vga
    实践的打井不工作,只是尚未尝试测试出多一点,不是最后的版本 !
    2022-01-25 18:36:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载