-
fpga
ldpc码的FPGA编译与仿真实现,欢迎分享,分享快乐。(LDPC code compilation and simulation。)
- 2014-05-24 17:32:11下载
- 积分:1
-
vhdl code for multiplexer and detemines how multiplexer works
vhdl code for multiplexer and detemines how multiplexer works
- 2022-02-21 06:20:43下载
- 积分:1
-
cc
说明: CC217编程序,verilog实现,串行输入串行输出(CC 217 program, to achieve Verilog, serial input serial output)
- 2014-11-29 15:27:30下载
- 积分:1
-
VER_I2C_EEPROM
EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
- 2016-10-15 11:37:50下载
- 积分:1
-
HOWTO_-Get-Configuration-and-Location-Information
this document used for how to get config and location information of PCI card
- 2012-07-21 12:26:16下载
- 积分:1
-
VHDL.Programming
这是这本书的第四个版本,现在这个版本不仅提供了VHDL语言的覆盖面,但设计方法的信息,以及。此版本将指导读者通过创建一个VHDL设计的过程中,模拟设计,综合设计,放置和布线设计,使用的重要模拟验证的最终结果,新的技术,称为全速调试,提供了极其快速设计验证。在这个版本的设计,例如已被更新(This is the fourth version of the book and this version now not only provides VHDL language coverage but design methodology information as well. This version will guide the reader through the process of creating a VHDL design, simulating the design, synthesizing the design, placing and routing the design, using VITAL simulation to verify the final result, and a new technique called At-Speed debugging that provides extremely fast design verification. The design example in this version has been updated to reflect.)
- 2012-04-08 19:36:36下载
- 积分:1
-
看了好多网了,发现有2to4译码,3to8译码,今天我要用4to16译码,写完了就发了上来...
看了好多网了,发现有2to4译码,3to8译码,今天我要用4to16译码,写完了就发了上来-saw a lot of net and found 2to4 decoding, 3to8 decoding, today, I must 4to16 decoding, finished on the fat in the ranks
- 2022-03-09 18:15:27下载
- 积分:1
-
同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。
系统以同步信号开始连续发...
同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。
系统以同步信号开始连续发送四个字节,在发送中出现5个1时插入一个0,在四个数据发送结束而下一次同步没有开始之前,发送7FH,这时中间不需要插入零
-synchronous serial data transmission circuit SSDT the basic function is to convert parallel data into serial and the same this step. System write and read sequential fully compatible Intel8086 timing. Synchronized signal system to start sending four consecutive bytes, in this emerging 5 1:00 insert a 0, at the end of four data sent and the next synchronization not started before, sending seven FH, then the middle is not inserted
- 2023-05-29 03:45:03下载
- 积分:1
-
如何在语言 VHDL 实现液晶显示中显示的数据转移
如何在语言 VHDL 实现液晶显示中显示的数据转移
- 2023-04-29 11:00:03下载
- 积分:1
-
8051IP nuclear source code
8051IP 核源代码-8051IP nuclear source code
- 2022-05-17 06:21:49下载
- 积分:1