登录
首页 » VHDL » SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....

SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....

于 2022-01-25 发布 文件大小:2.00 kB
0 153
下载积分: 2 下载次数: 1

代码说明:

SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字.-SED1330/1335/1336/E1330 LCD controller and the source of 51 Series procedures. LCD procedures, and show pictures of Chinese characters.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fre
    本设计是基于EP4CE15F17C8N和12864液晶的频率计程序(The design is based EP4CE15F17C8N and 12864 LCD frequency meter program)
    2015-08-12 08:39:32下载
    积分:1
  • ar0134_1280x720P60
    Camera AR0134详细的寄存器配置,以及配置顺序,可以用来初始化摄像头(Camera AR0134 detailed register configuration sequence )
    2016-05-15 12:16:56下载
    积分:1
  • 2022-03-20 01:15:24下载
    积分:1
  • This procedure to design an FPGA
    本程序设计一个基于FPGA的4相步进电机定位控制系统。由步进电机方向设定电路模块、步进电机步进移动与定位控制模块和编码输出模块构成。前两个模块完成电机旋转方向设定,激磁方式设定和定位角度的换算等工作,后一个模块用于对换算后的角度量编码输出。-This procedure to design an FPGA-based 4-phase stepper motor positioning control system. Direction set by the stepper motor circuit module, stepper motor stepper movement and positioning control module and the code output modules. The first two modules complete the motor rotation direction setting, exciting way of setting the angle and positioning of the conversion work, after a module for the point of view of the volume of converted output encoding.
    2022-05-09 09:25:30下载
    积分:1
  • 数字相位
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF
    2023-05-28 08:00:03下载
    积分:1
  • VHDL编程语言设计,显示灯,显示VHDL字样。
    VHDL编程语言设计,显示灯,显示VHDL字样。-VHDL programming language design, indicator lights, indicating the word VHDL.
    2022-06-28 14:26:29下载
    积分:1
  • FIFO
    This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)
    2013-10-04 00:41:42下载
    积分:1
  • ahdl--sine-wave-code-with-rom-look-up-table_imp
    hi this is an verilog codes
    2011-11-11 14:30:21下载
    积分:1
  • ALU vhdl
    此模块模拟alu(算术逻辑单元)和测试台,以验证其工作是否正确。
    2023-08-23 08:20:04下载
    积分:1
  • rgb1
    红绿灯交通灯的设计,通过规定时间红绿灯的转变实现交通灯的控制(Traffic light traffic light design, implementation, control traffic lights traffic light changes by a predetermined time)
    2017-01-09 09:07:58下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载