登录
首页 » VHDL » SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....

SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....

于 2022-01-25 发布 文件大小:2.00 kB
0 144
下载积分: 2 下载次数: 1

代码说明:

SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字.-SED1330/1335/1336/E1330 LCD controller and the source of 51 Series procedures. LCD procedures, and show pictures of Chinese characters.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ag-overview
    说明:  agilex fpga description
    2019-05-13 18:21:04下载
    积分:1
  • 全加器
    利用Verilog语言编写的,在vivado环境下带进位标志的全加器的工程文件与Testbench(Engineering files and Testbench of the full adder with the carry mark in vivado environment written by Verilog language)
    2018-08-06 14:15:55下载
    积分:1
  • CPU-Verilog
    简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • use of the VHDL language ALTERA company's board up3 have vga signal containi...
    使用vhdl语言在altera公司的up3板上产生vga信号,里面有详细的解析和说明,是一个很好的教程。和上一个文件razzle差不多,但是产生的效果不一样。-use of the VHDL language ALTERA company"s board up3 have vga signal containing a detailed analysis and explanation is a good guide. And on a razzle almost document, but the effects are not the same.
    2022-01-31 21:08:09下载
    积分:1
  • VHDL 的4*4键盘代码
    VHDL 的4*4键盘代码-VHDL 4* 4 keyboard code
    2023-04-05 11:35:04下载
    积分:1
  • FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用...
    FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输,已验证,直接可用-FPGA VERILOG using DCFIFO realize cross-clock domain data transfer, has been verified, directly available
    2022-04-17 14:15:55下载
    积分:1
  • 国外经典verilog代码,很适合初学者,其中的有些概念对老手也可以考虑下...
    国外经典verilog代码,很适合初学者,其中的有些概念对老手也可以考虑下-Foreign classic Verilog code, it is suitable for beginners, of which some of the concept of a veteran may also want to consider under the
    2022-02-24 14:20:37下载
    积分:1
  • 30 vhdl source for the beginning of the study vhdl helpful, and can help to unde...
    三十个vhdl源码,对于刚开始学习vhdl的很有帮助,可以帮助理解数字电路-30 vhdl source for the beginning of the study vhdl helpful, and can help to understand digital circuit
    2022-06-13 15:54:10下载
    积分:1
  • FPGA_Seg7_dsp
    关于VHDL和verilog的数码管显示程序,写的很好,值得参考。(About VHDL and verilog digital tube display program, write well, worth considering.)
    2014-08-01 11:00:51下载
    积分:1
  • Colorspace
    System Generator环境中颜色空间转换建模(Color space conversion model in the System Generator)
    2021-03-30 16:09:09下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载