登录
首页 » Verilog » 可以验证组件(VIP)基于System Verilog

可以验证组件(VIP)基于System Verilog

于 2022-01-25 发布 文件大小:876.71 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

可以基于System Verilog验证IP。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gtx
    ip core of the transceiver gtx
    2019-04-02 00:10:03下载
    积分:1
  • GPSDECODE
    完成GPS的IRIG_B码解码,已经模块化,并且有详细的中文注释(Completed the GPS IRIG_B of decoding modular, and there are detailed notes in Chinese)
    2021-04-07 16:09:01下载
    积分:1
  • my_uart
    一个简单的UART串口程序,能实现数据的发送与接收,但没有奇偶校验等验证数据传输是否正确。(A simple UART serial program, can send and receive data, but there is no parity and other validation data is correct.)
    2011-08-17 20:48:11下载
    积分:1
  • C4gx15_starter_qsys_pcie_gen1x1
    PCIe demo sample code
    2020-12-09 16:39:19下载
    积分:1
  • SAR-ADC
    Complete Successive approximation Analog to digital converter along with the source code
    2013-04-21 23:42:03下载
    积分:1
  • Verilog 小程序源码及测试
    利用Verilog编写的 小程序源码及测试,包括流水灯,交通灯 ,等小程序。
    2022-08-03 14:04:36下载
    积分:1
  • 30
    说明:  30 bus for atp design
    2016-02-14 19:41:55下载
    积分:1
  • xintf-fpga
    本程序主要是实现xinlinx fpga与dsp之间的双工通信(This program is to achieve duplex communication between xilinx fpga and dsp)
    2021-02-10 18:29:52下载
    积分:1
  • veye_mipi
    说明:  1、 例程功能VEYE-290-LVDS模组视频接入演示。(显示设备必须支持1080p/30或1080p/25的帧率) Veye模组—>MIA701开发板—>HDMI显示设备 2、 本例程硬件平台 MIA701-PCIE开发板,FPGA芯片:XC7A100TFGG484 3、 软件平台Vivado2018.1。 4、 附件含开发板原理图(底板+核心板)(1. Video access demonstration of routine function VEYE-290-LVDS module. (Display devices must support 1080p/30 or 1080p/25 frame rates) Veye Module - > MIA701 Development Board - > HDMI Display Equipment 2. The hardware platform of this routine MIA701-PCIE development board, FPGA chip: XC7A100TFG484 3. Software platform Vivado 2018.1. 4. Appendix contains schematic diagram of development board (bottom + core board))
    2019-04-01 11:08:04下载
    积分:1
  • pll_carrier_syn
    本程序是锁相环的仿真程序,具有接收端载波同步的功能。注释详尽,程序规范。发端的调制方式有单载波调制,BPSK调制,QPSK调制可供选择。程序中有星座图,锁相环的频差、相差图,以及解调后的基带波形。(This program is a phase-locked loop simulation program, the with carrier synchronization receiving end function. Notes detailed program specifications. The originator of the modulation scheme to choose a single carrier modulation, BPSK modulation, QPSK modulation. Program constellation diagram, the PLL frequency difference, a difference of FIG, and the demodulated baseband waveform.)
    2013-04-11 09:18:49下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载