登录
首页 » VHDL »

于 2022-01-25 发布 文件大小:79.50 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RS232 data transmitter, suitable for beginners VHDL reference
    RS232数据发送器,适合于VHDL的初学者参考-RS232 data transmitter, suitable for beginners VHDL reference
    2022-03-15 09:13:00下载
    积分:1
  • 0720_03_AD_uart
    说明:  基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
    2019-01-21 20:52:46下载
    积分:1
  • verilog-som
    拿verilog编写的som(自适应神经网络算法),用于障碍物检测,基于FPGA可综合实验,已经在altera的cylcone上实现(Canal verilog prepared som (adaptive neural network algorithm) for obstacle detection. Based on FPGA synthesis experiments, in altera achieve the cylcone)
    2020-07-09 20:38:55下载
    积分:1
  • cfg9230
    ad9230的配置程序,差分输入输出,verilog(ad9230 configuration program, verilog)
    2021-03-18 19:09:19下载
    积分:1
  • password
    verilog代码实现的数字密码锁。通过4个并行的10位移位寄存器,分别记录在时钟上升沿时A,B,C,D的输入情况,比如某上升沿输入A,相应时刻A对应的移位寄存器输入1,其他三个移位寄存器输入都为0.另外4个并行的10位寄存器记录密码。这样,密码锁不仅可以识别字符数量,还可以判断出字符的输入次序。(verilog code of digital lock. By four parallel 10-bit shift register, respectively, recorded in the clock rising edge A, B, C, D of inputs, such as a rising edge of input A, the corresponding moments A 1 corresponding to the input shift register, the other three shift bit register inputs are 0. another four parallel 10-bit registers record the password. This lock can not only identify the number of characters, you can also determine the character of the input sequence.)
    2011-10-18 21:45:45下载
    积分:1
  • det
    double edfe trigger d latch
    2014-01-07 19:55:29下载
    积分:1
  • matlab_dsp_building
    matlab dsp building fpga(matlab dsp building )
    2009-12-30 09:23:38下载
    积分:1
  • xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。
    xilinx公司的FPGA实现数字视频信号处理器。语言是VHDL。-Xilinx FPGA to achieve the company
    2022-10-21 12:30:03下载
    积分:1
  • 利用vhdl编写的双端口Ram程序,不带数据纠错处理
    利用vhdl编写的双端口Ram程序,不带数据纠错处理-VHDL prepared to use dual-port Ram procedures, do not deal with data error correction
    2023-03-13 05:20:04下载
    积分:1
  • 该代码在信令模块MK50H27 CPLD第七满足(Xilinx 95144)罗…
    该代码为配合7号信令模块MK50H27的cpld(xilinx 95144)的逻辑代码,其中包括了VHDL及原理图.-the code to meet on the 7th of signaling modules MK50H27 cpld (Xilinx 95144 ) logic code, which included a schematic and VHDL.
    2023-05-01 09:05:04下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载