登录
首页 » VHDL »

于 2022-01-21 发布 文件大小:1.96 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

A-law Encoder (VHDL)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • module_tft
    TFT 液晶屏显示,通过按键,显示不同的曲线(TFT LCD display)
    2014-12-11 00:24:21下载
    积分:1
  • LED
    说明:  一个走马灯的程序,可以按照要求一个一个往后面按顺序点亮(A program for the lantern can be lit one by one according to the requirements.)
    2019-06-28 15:18:09下载
    积分:1
  • 信号完整性,设计FPGA的基础
    信号完整性,设计FPGA的基础-signal integrity, design based FPGA
    2022-09-25 03:05:03下载
    积分:1
  • uart_byte_rx
    说明:  libero soc工程,实现通过串口接收到单字节数据后并返回发送给上位机(Libero SOC project, which realizes receiving single byte data through serial port and sending it back to host computer)
    2020-06-21 09:20:01下载
    积分:1
  • -
    2022-03-20 08:41:04下载
    积分:1
  • 9536
    Xilinx user constraints file for the cpld xc9536 or xc9536xl or xc9572 or xc9572xl
    2012-11-06 11:49:12下载
    积分:1
  • The number of organ controller Verilog code, with English Notes.
    数字电子琴控制器的VERILOG代码,含中文注释.-The number of organ controller Verilog code, with English Notes.
    2022-02-28 22:36:52下载
    积分:1
  • 本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。...
    本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。-this document unpacked clock_time.vhd maxplusII use programming environment, the time for completion seconds timing, Hutchison, the set-up time seconds, sound, light, alarm functions.
    2022-07-03 03:02:23下载
    积分:1
  • RX_RS_DEC
    OFDM系统新型RS编解码的verilogHDL设计,经测试误码率性能提高(OFDM system verilogHDL new RS codec design, improved bit error rate performance tested)
    2020-12-31 10:59:00下载
    积分:1
  • ALTERA 的关于对SDRAM控制器操作的verilog相关程序,很不错绝对值得借鉴。...
    ALTERA 的关于对SDRAM控制器操作的verilog相关程序,很不错绝对值得借鉴。-ALTERA on the operation of the SDRAM controller Verilog procedures, it is definitely worth a good draw.
    2022-01-26 03:51:39下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载