-
STC89C52RC单片机中文用户手册
STC89C52RC单片机中文用户手册,内容详实!
- 2020-12-10下载
- 积分:1
-
SIFT算法及全景拼接测试用图(含牛津大学提供的测试图)
SIFT算法及全景拼接测试用图(含牛津大学提供的测试图)bark-zoom+rotate,bikes-blur,boat-zoom+rotategraf-affine,leuven-light,trees-blur,ubc-compress,wall-affine
- 2020-12-05下载
- 积分:1
-
Lumped Elements for RF and Microwave Circuits (Bahl 2003)
Lumped Elements for RF and Microwave Circuits英文版,射频微波电路入门Lumped Elements for RFand microwave circuitsFor a listing of recent titles in the Artech House Microwave library,turn to the back of this bookLumped Elements for RFand microwave circuitsInder bahlArtech houseBoston londonwww.artechhouse.comLibrary of Congress Cataloging-in-Publication DataBahl, I.J.Lumped elements for RF and microwave circuits /Inder Bahlp cm.--(Artech House microwave libraryncludes bibliographical references and indexISBN 1-58053-309-4(alk. paper1. Lumped elements(Electronics) 2. Microwave integrated circuits. 3. Radiofrequency integrated circuits. 4. Passive components. I. Title. II. SeriesTK7874.54B342003621.38132-dc212003048102British Library Cataloguing in Publication DataBahl, I. J. Inder jit)Lumped elements for RF and microwave circuits.-(Artech House microwave library1. Radio circuits 2. Microwave circuits I. Title621.38412ISBN1-58053-3094Cover design by Igor Valdmar2003 ARTECH HOUSE, INC.685 Canton StreetNorwood Ma 02062All rights reserved Printed and bound in the United States of America. no part of this bookmay be reproduced or utilized in any form or by any means, electronic or mechanical, includingphotocopying, recording, or by any information storage and retrieval system, without permissionn writing from the publisherall terms mentioned in this book that are known to be trademarks or service marks have beenappropriately capitalized. Artech House cannot attest to the accuracy of this information. Useof a term in this book should not be regarded as affecting the validity of any trademark or servicemarkInternational Standard Book Number: 1-58053-309-4Library of Congress Catalog Card Number: 200304810210987654321To my adorable grandsons, Karan and Rohan Kaushal, with whom I play, cry,and laugh, and who have provided me with the idea and inspiration towrite this bookContentsPrefaceXVAcknowledgmentsXXIntroduction1.1 History of Lumped Elcements)Why Use Lumped Elements for rF andMicrowave circuits1.3 L, C, R Circuit Elements1.4 Basic Design of Lumped Elements4.1 Capacitor1.4.2 Inductor4.3 Resistorumped-Element Modelin1. 6 Fabrication1.7 ApplicationsReferencesInductors2.1 IntroductionLumped Elements for RF and Microwave Circuits2.2 Basic Definitions2.2.1 Inductance2.2.2 Magnetic Energy182.2.3 Mutual Inductance202. 2. 4 Effective Inductance202.2.5Imedang2.2.6 Time Constant2.2.7 Quality Factor222.2.8 Self-Resonant Frequency232.2.9aximum Current Ratin2.2.10 Maximum Power Rating2.2.11 Other Parameters232.3 Inductor Configurations242.4 Inductor models2. 4. 1 Analytical Models252.4.2 Coupled-Line Appiroach282.4.3 Mutual Induse arppi342.4.4 Numerical Approach362.4.5 Measurement-Based model382.5 Coupling Between Inductors452.5. 1 Low-Resistivity Substrates2.5.2 High-Resistivity Substrates462.6 Electrical Representations2.6. 1 Series and Parallel representations2.6.2 Network Representations51References52Printed Inductors573.1 Inductors on Si Substrate583.1.1 Conductor Loss3.1.2 Substrate Loss3. 1.3 Layout Considerations3.1.4 Inductor Model3. 1.5 Q-Enhancement Techniques3.1.6 Stacked-Coil Inductor803.1.7 Temperature Dependence84
- 2021-05-07下载
- 积分:1
-
sqlite经典书籍
sqlite经典书籍
- 2020-07-01下载
- 积分:1
-
疯子改端技术整合
疯子改端技术整合 修改服务端方法。 冒险岛改端
- 2020-12-09下载
- 积分:1
-
电能质量检测程序.rar
【实例简介】可以对 电流 电压 功率 谐波进行分析,并通过lcd进行图形和数据显示!!!
- 2021-11-26 00:41:50下载
- 积分:1
-
verilog_IEEE官方标准手册-2005_IEEE_P1364
The Verilog® Hardware Description Language (Verilog HDL) became an IEEE standard in 1995 as IEEEStd 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in astandard textual format for a variety of design tools, including verification simulation, timiThe clear directive from the users for these three task forces was to start by solving some of the followingproblemsConsolidate existing IeeE Std 1364-1995Verilog generate statementMulti-dimensional arraysEnhanced Verilog file i/oRe-entrant tasksStandardize Verilog configurationsEnhance timing representationEnhance the vpi routinesAchievementsOver a period of four years the 1364 Verilog Standards Group(vsg) has produced five drafts of the lrmThe three task forces went through the EEe Std 1364-1995 lRM very thoroughly and in the process of consolidating the existing Lrm have been able to provide nearly three hundred clarifications and errata for theBehavioral, ASIC, and PLI sections. In addition, the vsg has also been able to agree on all the enhance-ments that were requested (including the ones stated above)Three new sections have been added. Clause 13, "Configuring the contents of a design, deals with configuration management and has been added to facilitate both the sharing of verilog designs between designersand/or design groups and the repeatability of the exact contents of a given simulation session Clause 15Timing checks, "has been broken out of Clause 17, "System tasks and functions, "and details more fullhow timing checks are used in specify blocks. Clause 16, "Backannotation using the Standard Delay Format(SDF), addresses using back annotation(IEEE Std 1497-1999)within IEEE Std 1364-2001Extreme care has been taken to enhance the vpi routines to handle all the enhancements in the behavioraland other areas of the lrm. minimum work has been done on the pli routines and most of the work hasbeen concentrated on the vpi routines. Some of the enhancements in the vpi are the save and restart simu-lation control, work area access, error handling, assign/deassign and support for array of instances, generateand file 1/0Work on this standard would not have been possible without funding from the cas society of the ieee andOpen verilog InternationalThe IEEE Std 1364-2001 Verilog standards Group organizationMany individuals from many different organizations participated directly or indirectly in the standardizationprocess. The main body of the Ieee Std 1364-2001 working group is located in the United States, with asubgroup in Japan (EIAJ/1364HDL)The members of the IEEE Std 1364-2001 working group had voting privileges and all motions had to beapproved by this group to be implemented the three task forces focused on their specific areas and theirrecommendations were eventually voted on by the Ieee Std 1364-2001 working group
- 2020-12-11下载
- 积分:1
-
基于数字图像处理技术的混凝土表面裂缝特征测量和分析
基于数字图像处理技术的混凝土表面裂缝特征测量和分析,很好的裂缝检测算法
- 2020-12-05下载
- 积分:1
-
读取mat文件 LabVIEW 2011 vi
利用labview读取mat文件,需要matlab环境,使用matlab命令读取,不是自己解析文件格式
- 2020-12-04下载
- 积分:1
-
PCL+VS2015+pcl.props配置属性文件(64位)
PCL+VS2015+pcl.props配置属性文件,注意是64位
- 2020-12-05下载
- 积分:1