-
24小时带光伏蓄电池微电网仿真
24小时带光伏蓄电池微电网仿真 值得下载
- 2020-11-06下载
- 积分:1
-
VC编写的飞机仪表显示
这是一个VC++编写的飞机仪表显示的例子,适合与初学者
- 2020-11-29下载
- 积分:1
-
五百丁-word模板-推荐简历-top58-2019年3月15日.zip
五百丁-word模板-推荐简历-top58-2019年3月15日.zip
- 2020-07-01下载
- 积分:1
-
Matlab代码文字识别:包括图像分割,粘连字符切分,文字识别
Matlab代码文字识别:包括图像分割,粘连字符切分,文字识别
- 2020-06-17下载
- 积分:1
-
c# 扑克牌识别
这是一个基于c#的扑克牌识别系统,调用了Aforge的类库,功能很强大,希望大家有用!
- 2020-12-02下载
- 积分:1
-
altera公司IP核使用手册.PDF
altera公司IP核使用手册,对于学习EDA技术的学生或工程师有用A吉RAContentsChapter 1. About this MegaCore FunctionRelease informat1-1Device Family Support···Introduction.··········FeaturesOpen core plus evaluation1-3Performance···Chapter 2. Getting StartedDesign Flow衡·鲁·,看·,音番2-1Megacore Function walkthrough2-2Create a New quartus II Pi2-2Launch the mega Wizard Plug-in ManagerStep 1: Parameterize2-5Step 2: Set Up SimulationStep 3: Generate..,2-11Simulate the design2-13Compile the design2-13Pa Device2-14Set Up Licensing2-15ppend the license to yourdat file2-15Specify the License File in the Quartus II Software...2-15Example Simulation and Compilation..2-16Example quartus Ii project2-16Example simulation with Test Vectors,,,,,,2-16Chapter 3. SpecificationsyperTransport Technology Overview1HT SyStems3-2HT Flow ControlHyper Transport MegaCore Function SpecificationPhysical InterfaceSynchronization and alignment ...Protocol interfClocking Options.......HyperTransport Mega Core Function Parameters and HT Link Performance3-10Signals3-14CSR Module...3-31OpenCore plus time-Out BehaviorAppendix A. ParametersIntroduction鲁鲁鲁A-1Parameter listsDevice Family and Read Only registers···········,,,,,,,,,,A-1Base Address Registers番鲁,A-2Clocking OptionsA-3Advanced settingso March 2009 Altera corporationHyperTransport MegaCore Function User GuideAppendix B. Stratix Device Pin AssignmentsIntroductionB-1GuidelinesAppendix C. Example designGeneral descriptionAdditional informationRevision historyInto-lHow to Contact alteraInfo-1Typographic Conventions ..........Info-2Hyper Transport MegaCore Function User Guideo March 2009 Altera CorporationA吉RA1. About this MegaCore FunctionRelease InformationTable 1-1 provides information about this release of the Hyper Transport Mega CoretfunctioTable 1-1. Hyper Transport Mega Core Function Release InformationitenlDescription∨ ersion9.0Release dateMarch 2009Ordering codeIP-HTProduct ID(s)0098Vendor iD(s)6AF7Altera verifies that the current version of the quartus@ll software compiles theprevious version of each MegaCore function. Any exceptions to this verification arereported in the Mega Core lP Library release Notes and Errata. Altera does not verifycompilation with Mega Core function versions older than one releaseDevice Family SupportMegaCore functions provide either full or preliminary support for target Alteradevice families:Full support means the Mega Core function meets all functional and timingrequirements for the device family and may be used in production designsa Preliminary support means the Mega Core function meets all functionalrequirements, but may still be undergoing timing analysis for the device family;itmay be used in production designs with cautionTable 1-2 shows the level of support offered by the Hyper Transport MegaCorefunction for each of the altera device familiesTable 1-2. Device Family SupportDevice FamilySupportHard Copy Stratix@FullStratixFulStratix IIFulStratix‖GXPreliminaryStratix GXOther device familiesNo supportC March 2009 Altera CorporationHyperT ransport Mega Core Function User Guide1-2Chapter 1: About this MegaCore FunctionIntroductionIntroductionThe Hyper Transport Mega Core function implements high-speed packet transfersbetween physical(PhY) and link-layer devices, and is fully compliant with theHyperTransport l/O Link Specification, Revision 1.03. This Mega Core function allowsdesigners to interface to a wide range of Hyper TransportTm technology(hT)enableddevices quickly and easily, including network processors, coprocessors, videochipsets, and ASICsFeaturesThe Hyper Transport Mega Core function has the following features8-bit fully integrated hT end-chain interfacePacket-based protocolDual unidirectional point-to-point linksUp to 16 Gigabits per second(Gbps)throughput(8 Gbps in each direction)200, 300, and 400 MHz DDR links in Stratix and Stratix GX devices200, 300, 400, and 500 MHz ddr links in Stratix II and Stratix II GX devicesLow-swing differential signaling with 100-Q2 differential impedanceHardware verified with Hyper fransport interfaces on multiple industry standardprocessor and bridge devicesFully parameterized mega core function allows flexible, easy configurationFully optimized for the altera stratix Il, Stratix, Stratix GX, and Stratix II GXevice famillesApplication-side interface uses the Altera AtlanticTM interface standardManages Hr flow control, optimizing performance and ease of useIndependent buffering for each HT virtual channelAutomatic handling of ht ordering rulesStalling of one virtual channel does not delay other virtual channels(subject toorderingFlexible parameterized buffer sizes, allowing customization depending onsystem requirementsUser interface has independent interfaces for the HT virtual channels, allowingindependent user logic designCyclic redundancy code(crc) generation and checking to preserve data integrityIntegrated detection and response to common HT error conditions■ CRC errorsEnd-chain errorsFully integrated HT configuration space includes all required configuration spaceregisters and HT capabilities list registersHyper Transport MegaCore Function User Guideo March 2009 Altera CorporationChapter 1: About this MegaCore FunctionPerformance32-bit and 64-bit support across all base address registers bars)automatically handles all csr space accessesVerilog HDL and VHdL simulation supportOpen Core Plus EvaluationWith the Altera free Open Core Plus evaluation feature, you can perform the followingSimulate the behavior of a mcgafunction(Altera MegaCore function or AMPPmegafunction) within your systema Verify the functionality of your design, as well as quickly and easily evaluate itssize and speedGenerate time-limited device programming files for designs that includeMegaCore functionsProgram a device and verify your design in hardwareYou only need to purchase a license for the Mega Core function when you arecompletely satisfied with its functionality and performance and want to take yourdesign to productiono For more information about Open Core Plus hardware evaluation using theHyperTransport MegaCore function, refer to"Open Core Plus Time-Out Behavior"onpage 3-40 and AN 320: Open Core Plus Evaluation of megafunctionsPerformanceThe Hyper Transport Mega Core function uses 20 differential I/O pin pairs and 2single-ended I/O pins, requiring 42 pins total. Table 1-3 through Table 1-5 showtypical performance and adaptive look-up table (alut) or logic element (LE)usagefor the HyperTransport MegaCore function in Stratix II GX, Stratix IL, Stratix, andStratix GX devices respectively, using the Quartus@ II software version 7.1Table 1-3 shows the maximum supported data rates in megabits per second(Mbps)by device family and speed gradeTable 1-3. Maximum Supported Hyper Transport Data Rates (Note 1)Speed GradeDevice Family-36Stratix ll GX devices 1000 Mbps 1000 Mbps 800 MbpsNA(2)N/A(2NA(2)Stratix devices1000 Mbps 1000 Mbps 800 Mbps N/A(2)NA(2)NA(2)Stratix devicesN/A(2N/A(2)00 Mbps 800 Mbps 600 Mbps400 MbpsFlip-Chip packagesStratix devicesNA(2)NA(2)NA(2)600 Mbps400 Mbps400 Mbps(Wire Bond packagesStratix GX devicesN/A(2) N/A(2)800 Mbps 800 Mbps 600 Mbps N/A(2)Notes to table 1-3(1)Rates are per interface bit. Multiply by eight to calculate the uni-directional data rate of an 8-bit inter face(2) Devices ot this speed grade are not ottered in this device familyC March 2009 Altera CorporationHyperTransport Mega Core Function User GuideChapter 1: About this MegaCore FunctionPerformanceTable 1-4 shows performance and device utilization for the Hyper TransportMegaCore function in Stratix II and Stratix II GX devicesTable 1-4. Hyper Transport Mega Core Function Performance in Stratix ll and Stratix ll GX DevicesParametersMemoryUserRXCombinationalHT Link InterfacePosted Non-Posted Response ClockingALUTSLogicfMAX(MHz) MAx(MHz)Buffers BuffersBuffers Option(12)Registers M4K M512 ( 3)3)Shared3.5005200120500125(4RX/TX/Ref35005200500Ref/x8Shared36005400160500>150RX/TXShared4.0006,00016150RX/TX16Shared4,1006,200500125(4)RX/TX/RefShared4.1006200500125(4Ref/TxShared4.2006400160150RX/TXNotes to table 1-4.Refer to " Clocking Options "on page 3-7 for more information about these options(2 )Other parameters(BAR configurations, etc. )vary the alut and Logic Register utilization numbers by approximately +/-200(3)Figures for -3 speed grade devices only(4) When using the Shared Rx/Tx/Ref and Shared Ref/Tx options, the user interface frequency is limited to exactly the ht frequency divided byTable 1-5 shows performance and device utilization for the Hyper TransportMegaCore function in Stratix and Stratix GX devicesTable 1-5. Hyper Transport Mega Core Function Performance in Stratix and Stratix GX DevicesUser Interface fmaxParametersUtilizationHT Link fMAX MHz)MHZ)RXRXSpeed GradePosted Non-Posted Response Clocking Option LEsM4KBuffers BuffersBuffers)(2 Blocks.5-66Shared rx/tx/ref1240010073)100734448888Shared Ref/Tx 7, 60014400400100{3)100(3)Shared rxtx7,90016400400>125>100Shared rxtx8.900125>100168Shared Rx/T×Ref9,400124004001003)100316Shared ref/ ix9.500144001003)10073)16Shared rx/x9.700400125Notes to table 1-5:(1)Refer to Clocking Options"on page 3-7 for more information about these options(2 )Other parameters( BAR configurations etc. )vary the LE utilization by approximately +/-200 LES(3 )When using the Shared Rx/Tx/ Ref and Shared Ref/Tx options, the user interface frequency is limited to exactly the hT frequency divided by fourHyper Transport MegaCore Function User GuideC March 2009 Altera CorporationA吉RA2. Getting StartedDesign FlowTo evaluate the HyperTransport Mega Core function using the Open Core Plus feature,include these steps in your design flowObtain and install the HyperTransport Mega Core functionThe HyperTransport Mega Core function is part of the MegaCore IP Library, which isdistributed with the Quartus ii software and downloadable from the altera websitewww.altera.como For system requirements and installation instructions, refer to Quartus II InstallationLicensing for Windows and Linux Workstations on the Altera website atwww.altera.com/literature/lit-qts.ispFigure 2-1 shows the directory structure after you install the HyperTransportMegaCore function, where is the installation directory. The default installationWindows is C: altera ; on Linux it islopt/alteraFigure 2-1. Directory StructureInstallation directorypContains the Altera MegaCore IP Library and third-party IP coresalteraContains the Altera MegaCore IP LibrarycommonContains shared componentshtContains the Hyper Transport Hyper Transport Megacore function files and documentationdocContains the documentation for the Hyper Transport MegaCore functionlibContains encrypted lower-level design filesexampleContains the design example for the Hyper Transport Mega Core function2. Create a custom variation of the Hyper Transport Mega Core function3. Implement the rest of your design using the design entry method of your choice4. Use the IP functional simulation model to verify the operation of your designo For more information about Ip functional simulation models, refer to the SimulatingAltera IP in Third-Party Simulation Tools chapter in volume 3 of the Quartus II Handbook5. Use the Quartus II software to compile your designC March 2009 Altera CorporationHyperT ransport Mega Core Function User Guide2-2Chapter 2: Getting StartedMega Core Function WalkthroughIg You can also generate an Open Core Plus time-limited programming file,which you can use to verify the operation of your design in hardware6. Purchase a license for the hypertransport Mega Core functionAfter you have purchased a license for the Hyper transport mega Core functionfollow these additional steps1. Set up licensing2. Generate a programming file for the Altera device(s)on your board3. Program the Altera device(s)with the completed designMegaCore Function WalkthroughThis walkthrough explains how to create a custom variation using the AlteraHyper Transport IP Toolbench and the Quartus II software, and simulate the functionusing an ip functional simulation model and the modelsim software when you arefinished generating your custom variation of the function, you can incorporate it intoⅴ our overall projectIe IP Toolbench allows you to select only legal combinations of parameters, and warnsou of any invalid configurationsIn this walkthrough you follow these stepsCreate a New Quartus II Projecta Launch the MegaWizard Plug-in Manager■Step1: Parameterizea Step 2: Set Up Simulation■Step3: Generate■ Simulate the designTo generate a wrapper file and Ip functional simulation model using default values,omit the procedure described in"Step 1: Parameterizeon page 2-5Create a New Quartus ll ProjectCreate a new Quartus II project with the New Project Wizard, which specifies theworking directory for the project, assigns the project name, and designates the nameof the top-level design entityTo create a new project, perform the following steps1. On the Windows Start menu, select Programs> Altera> Quartus II tostart the Quartus lI software. Alternatively, you can use the Quartus II Web editionsoftware2. In the Quartus II window, on the File menu, click New Project Wizard. If you didnot turn it off previously, the New Project Wizard Introduction page appears3. On the New Project Wizard Introduction page, click NextHyper Transport MegaCore Function User Guideo March 2009 Altera Corporation
- 2020-12-05下载
- 积分:1
-
45个经典的算法Flash动画演示
算法入门资源,便于快速掌握和复习。学的久了忘记的也可以用来回顾下……
- 2020-12-12下载
- 积分:1
-
Patchwork水印算法 可以嵌入图像哦
Patchwork水印算法 上课用过的
- 2020-12-01下载
- 积分:1
-
Qt+百度AI接口人脸识别小示例
Qt+百度AI接口实现人脸检测的demo,通过打开一张人脸图片识别出性别、年龄、面部表情等信息。
- 2021-05-06下载
- 积分:1
-
刘宝碇--随机规划与模糊规划(1998)
随机规划与模糊规划全本,是一本很好的参考用书序言在现实世界上,人们制定决策时经常会磁到两类不确定性现象:一是随机现象,一类是模糊现象。揹述、刻匦随机现象的量称为随机变量,而描述、刻画模糊现象的量称为模糊集。为了方便,我们不妨把二者分别称为随机参数和模糊参数。含有随机和模糊参数的数学规划分别称为随机规划和模糊规划。既然随机性和模糊性都是用来处理不确定性的,我们将随机规划和模糊规划统称为不确定规划。本书将为随机规划和模糊规划提供统一的原理,并为一般不确定环境下的优化理论打下基础在很多实际问题中,如管理、工程、经济、工业以及生态等领域,系统是一个广泛使用的概念,而一个复杂的决策系统通常具有多维性、多样性、多功能性和多准则性,并带有随机或模糊参数。对于随机规划间题中所出现的随机变量,出于不同的管理目的和技术要求,采用的方法自然也不同。第一类处理随机规划中随机变量的方法是所谓的期望值模型,即一种在期望值约束下使目标函数的概率期望达到最优的模型.第二类方法是 Charnes和 Cooper提出的机会约束规划,主要针对约束条件中含有随机变量,目必须在观测到随机变量的实现之前作出决策的情况。考虑到所作决策在不利情况发生时可能不满足约束条件,而采用一种原则:即允许所作决策在一定程度上不满足约束条件,但该决策应使约束条件成立的概率不小于某一置信术平α。第三类隨杋规划是相关机会规划,是使事件的机会函数在不确定环境下达到最优的方法,在确定性规划以及期望值模型和机会约束规划中随机规划与模糊规攴当对实际问题建模以后,可行集本质上是确定的,这就可能导致所给出的最优解在实际中无法执,而相关机会规划并不假定可行集是确定的。实际上相关机会规划的可行集被描述为所谓的不确定环境。虽然相关机会规划也给出一个确定的解,但这个解只是要求在安际问题中尽可能地执行。显然,相关机会规划的这特点与确定性规划、期苤值棋型和机会约束规划是截然不同的沿用随机环境中枕会约東规划的思想,在模榈环境中,假定模糊约東成立的可能性不小于置信水平α,这样就可以建立模糊机会约束规划、机会约束多目标规划和机会约束目标规划.类似地,沿用随机环境下相关机会规划的思想,亦有模糊相关机会规划、相关机会多目标规划和相关机会目标规划理论随着计算机的飞速发展和革新算法的不断涌现,许多复杂的优化问题已可以通过计算机求解。虽然目前计算机的能力还只能处理小规模的不确定规划模型,但是,我们坚信计算机的能力将会大幅度提高。这就为求解更加复杂的优化问题提供了一个契机它不仅表现在已有的复杂模型可以通过计算机求解,而且表现在我们可以提出更丰富的建模恿想。基于这一事实,本书采用全新的观点处理随机娜划和模糊规划,并且允许不确定规划中的目标函数和约束函数是非线性的,随机参数的密度函数或模糊参数的隶属函数可以有更灬般的形式,模型的结构可以更加复杂等等夲书为求解传统方法所不能解决的随机规划和模糊规划模型,设计了一系列基于随杌模拟或模糊模拟的遗传算法、虽然遗传算法有耗时多、速度慢等缺点,但对传统方法无法处理的问题,遗传算法是一种非常有效的方法,而且随着计算机速度的提高,实际间题将可以在合理的计算时间内得到解决本书共分12章。第1章主要介绍数学规划的基本概念,如线性规划、非线性规划、多目标规划、目标规划以及整数规划,同时也勾画出了随机规划私模糊规划的理论框架.第2章为求解优序言化问题,如单目标规划、多目标规划和目标规划,提供了一个遗传算法,并通过一些数值例子解释了遗传算法的有效性。第3章列举了生成随杌数的方法,并介绍模糊集合的一些基础理论,以及随机模拟和模粉模拟的技术。第4章给出了期望值模型的一些基本性质。第5章讨论了带有随机参数的机会约束规划。第召章给出一些机会约束规划模型的应用。第7章讨论了随机环境下的相关机会规划模型。第8章通过相关机会规划模型对随机决策系统进行了建模。第9章把随机机会约束规划推广到模糊机会约東规划。而第10章把随机相关机会规划推广到模糊相关机会约束规划.传统的数学规划模型提供的是使一些目标函数达到最优的清晰决策,然而,对实际问题,有讨应该提供的是模糊决策而不是清晰决策,所以第11章建立了带有模糊决策的模糊规划的理论构架。在第9章和第11章所讨论的模糊系统中的机会约束规划模型夲质上是一种 Maximax模型(乐观模型),即极大化可能达到的最大收益.与 Maximax模型的思想不同,第12章介绍了Mamx机会约束规划模型,其思想是极大化可能达到的最小收益本书可作为高等院校有关专业的高年级大学生和研充生的教材,也可作为运筹学、管理科学、计算机科学、系统科学、信息科学与工程等方面的学者和技术人员的参考书目录序第1章数学规划筒介11线性规划1.2非线性规划1.3多目标规划614目标规划81.5整数规划16不确定规划12第2章遮传算法优化间题22表示结构1823处理约束条件824初始化过程2评价函数202选择过程2227交叉操作2328变异操作429遗传算法程序242I0遍传算法与上升法25211数值例子26随机规划与模糊规划第3章随机棋拟和棋糊棋拟a了31随机数的产生3832随机模拟4733模糊集合理论5034模糊模拟57第4章期望值樸型644.1期望值算子652期望值模型6643凸性684.4补偿模型..、7(45基于随机模我的遗传算法46注73第5章机会约束划7生51机会约束规划模型5.2确定生等价类53—些性质8354随机模拟885.5基于随机模拟的遗传算法56注94第6章机会约束规划的应用0561生产过程0562饲料混合问题6.3随机资源分配986开放存储网络0165资金预算112月录11第7章相关机会规划L1771背景;供给-分配系统177.2随机集合1217.3不确定坏璄12474事件和机会函数1257.5相关机会规划..,,]2876相关机会多目称规划,,1307.7相关机会目标规划1337.8执行墩优解3679机会函数的随机模拟1377.10基于随机模拟的遗传算法138711注143第8章随机决簟系統媓模1448.1水资源供给一分配问题14482生产过程l5283开放存储网络15484资金预算15g第9章模糊机会约束规划16491机会约束规划模型1659.2清晰等价类.1689.3模糊模拟17394基于模糊模拟的遗传算法17595资金预算1796注183第10章模糊环境下的相关机会规划18410.1相关机会规划184随机规划与糢糊规划102相关机会多目标规划18610.3相关机会目标规划18810.4杌会函教的模糊模拟19110.5基于模糊模拟的遗传算法92106注197第11章带有模糊决策的模糊规划181.1模糊决策198112机会约束规划模型20(113相关机会规划模型20214模糊模拟1.5基于模糊模拟的遗传算法21211.6数值例于21617注222第12章 Minimax机会约束规划模型223121 Marina模型223122 Minimax模型227123 Minimax与Ma2x1卫ha22912.4模糊模拟232125数值例于23生126注238参考文献240些常用的符号251索引252第1章数学规划简介数学规划是运筹学的一个重要分支,并已被广泛地应用到很多领域数学规划可以描述为在一些数学关系诸奶等式或不等式表示的约束条件下,求一个(或一组)数的极值问题的方法.常見的数学规划有线性规划、非线性规划、多目标规划、目标规划整数规划、多层规划、动态规划以及本书重点讨论的随机规划和模糊规划等等本章里,介绍一些数学规划的基本概念和处理技术,为引入殖机规划和模糊规划打下基硼1.1线性规划作为优化领域最重要的工具之一,线性规划是用来处理在线性等式及不等式组的约束条件下求线性函数的极值问题的方法线性规划的标准形式可以写为maKC11千C22+…十Cun12:+媛122+…+a1nxn=竹1a211千22+…axn=b4m121+(m232+…+ammn=bm3≥D3=1,2
- 2020-12-07下载
- 积分:1